

HP64000 Logic Development System

Model 64310A Software Performance Analyzer



#### CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

# WARRANTY

This Hewlett-Packard system product is warranted against defects in materials and workmanship for a period of 90 days from date of installation. During the warranty period, HP will, at its options, either repair or replace products which prove to be defective.

Warranty service of this product will be performed at Buyer's facility at no charge within HP service travel areas. Outside HP service travel areas, warranty service will be performed at Buyer's facility only upon HP's prior agreement and Buyer shall pay HP's round trip travel expenses. In all other cases, products must be returned to a service facility designated by HP.

For products returned to HP for warranty service. Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument, or software, or firmware will be uninterrupted or error free.

# LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

# **EXCLUSIVE REMEDIES**

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

# **ASSISTANCE**

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

CW&A 2/81

# QUICK REFERENCE GUIDE - 64310A SOFTWARE PERFORMANCE ANALYZER

# OPERATION.

The software performance analyzer is used with Hewlett-Packard 64000 series emulator subsystems. It is installed in the emulator subsystem like a model 64300A or 64302A logic analyzer, but does not replace them. Rather, it provides additional capabilities for monitoring the emulation bus. Unlike the logic analyzers, which operate only as a part of the emulation mode software, the software performance analyzer has its own separate mode of operation.

# ON-BOARD MICROPROCESSOR.

The 64310A has its own on-board microprocessor that communicates with the host development station via an asynchronous interface. The development station initializes the 64310A by sending a signal to the ansynchronous interface to reset the microprocessor. After receiving the signal, the microprocessor runs a reset routine that is resident in on-board ROM. When a failure prevents the host station from correctly communicating with the 64310A, most of the performance verification test results are not valid.

# PERFORMANCE VERIFICATION.

When the software performance analyzer is selected under <option\_test> PV, the following tests are displayed.

PERFORMANCE ANALYZER RESET. Checks the microcontroller composed of a 68B09 microprocessor, ROM, and RAM.

MAINFRAME/ANALYZER INTERFACE. Checks interface, and RAM addressing capability.

DATA ACQUISITION. Checks trigger and run latch and measurement context circuitry.

TIME, EVENT, AND SEQUENCE COUNTER. Checks programmable time, event and sequence counters.

STATISTICS. Checks the statistics circuitry composed of the time, event, and sequence counters, flip-flops, and interrupt controller. The statistics test may require removal of the emulation bus cables. A prompt indicates when this is necessary.

INTER-MODULE BUS. Checks the IMB interface between the 64310A and another option board with IMB capabilities. This test requires an IMB cable be connected between the 64310A and the option board used as the IMB stimulus. When there is no other option board with IMB capabilities present, the inter-module bus test does not appear.

# QUICK REFERENCE GUIDE - 64310A SOFTWARE PERFORMANCE ANALYZER

When the emulator connected to the 64310A is selected under <option\_test> PV, the analyzer stimulus test is one of the tests displayed.

ANALYZER STIMULUS. Checks the 24 bit analyzer address bus, even though the emulator may have only a 16 bit address bus. For these emulators, the upper 8 bits may be tied high or low during testing. See Performance Analyzer Stimulus Test paragraphs in Section IV Performance Tests.

# BE AWARE OF THE FOLLOWING.

Under normal operating conditions, comparator chips U27-32 and U42-47 run hot, about 45 degrees centigrade.

There is a test switch on the board. When incorrectly set, the analyzer will not operate or self-test properly. See Basic Microcontroller Failure paragraphs in Section IV Performance Tests.

When using a 16-bit-address emulator, the analyzer stimulus test may display 'Can count address = FFxxxxH'. This occurs because the analyzer emulation address bus is 24 bits wide and some emulators tie the unused upper 8 bits high during testing.





BUSINESS REPLY CARD
FIRST CLASS PERMIT NO. 1303 COLORADO SPRINGS, COLORADO

POSTAGE WILL BE PAID BY ADDRESSEE

# **HEWLETT-PACKARD**

**Logic Product Support Dept.** Attn: Technical Publications Manager Centennial Annex - D2 P.O. Box 617 Colorado Springs, Colorado 80901-0617

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



Your cooperation in completing and returning this form will be greatly appreciated. Thank you.

# **READER COMMENT SHEET**

Service Manual, Model 64310A Software Performance Analyzer 64310-90901, March 1983

Your comments are important to us. Please answer this questionaire and return it to us. Circle the number that best describes your answer in questions 1 through 7. Thank you.

1. The information in this book is complete:						
Doesn't cover enough (what more do you need?)	1	2	3	4	5	Covers everything
2. The information in this book is accurate:						
Too many errors	1	2	3	4	5	Exactly right
3. The information in this book is easy to find:						
I can't find things I need	1	2	3	4	5	I can find info quickly
4. The Index and Table of Contents are useful:						
Helpful	1	2	3	4	5	Missing or inadequate
5. What about the "how-to" procedures and exa	amp	les:				
No help	1	2	3	4	5	Very helpful
Too many now	1	2	3	4	5	I'd like more
6. What about the writing style:						
Confusing	1	2	3	4	5	Clear
7. What about organization of the book:						
Poor order	1	2	3	4	5	Good order
8. What about the size of the book:						
too big/small	1	2	3	4	5	Right size
Comments:						
Particular pages with errors?						
Name (optional):						
Job title:						
Company:						
Address:						

Note: If mailed outside U.S.A., place card in envelope. Use address shown on other side of this card.





BUSINESS REPLY CARD
FIRST CLASS PERMIT NO. 1303 COLORADO SPRINGS, COLORADO

POSTAGE WILL BE PAID BY ADDRESSEE

# **HEWLETT-PACKARD**

**Logic Product Support Dept.** Attn: Technical Publications Manager Centennial Annex - D2 P.O. Box 617 Colorado Springs, Colorado 80901-0617

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



Your cooperation in completing and returning this form will be greatly appreciated. Thank you.

# **READER COMMENT SHEET**

Service Manual, Model 64310A Software Performance Analyzer 64310-90901, March 1983

Your comments are important to us. Please answer this questionaire and return it to us. Circle the number that best describes your answer in questions 1 through 7. Thank you.

1.	The information in this book is complete:						
	Doesn't cover enough (what more do you need?)	1	2	3	4	5	Covers everything
2.	The information in this book is accurate:						
	Too many errors	1	2	3	4	5	Exactly right
3.	The information in this book is easy to find:						
	I can't find things I need	1	2	3	4	5	I can find info quickly
4.	The Index and Table of Contents are useful:						
	Helpful	1	2	3	4	5	Missing or inadequate
5.	What about the "how-to" procedures and exa	amp	les:				
	No help	1	2	3	4	5	Very helpful
	Too many now	1	2	3	4	5	I'd like more
6.	What about the writing style:						
	Confusing	1	2	3	4	5	Clear
7.	What about organization of the book:						
	Poor order	1	2	3	4	5	Good order
8.	What about the size of the book:						
	too big/small	1	2	3	4	5	Right size
С	omments:						
_							
Pa	articular pages with errors?						
	ame (optional):				<del></del>		
_	bb title:						
	ompany:						
A	ddress:						

Note: If mailed outside U.S.A., place card in envelope. Use address shown on other side of this card.

# HEWLETT-PACKARD SERVICE MANUAL MODEL 64310A

# SOFTWARE PERFORMANCE ANALYZER

# **REPAIR NUMBERS**

This manual applies directly to models with repair numbers prefixed 2245A.

© Copyright Hewlett-Packard Company/Logic Systems Division 1983 Colorado Springs, Colorado, U.S.A.

All Rights Reserved

Manual Part Number: 64310-90901 Microfiche Part Number: 64310-90801

Printed: March 1983 Updated: May 1984

# SAFETY SUMMARY

The following general safety precautions must be observed during all phases of operation, service, and repair of this instrument. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the instrument. Hewlett-Packard Company assumes no liability for the customer's failure to comply with these requirements.

#### GROUND THE INSTRUMENT.

To minimize shock hazard, the instrument chassis and cabinet must be connected to an electrical ground. The instrument is equipped with a three-conductor ac power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards.

# DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE.

Do not operate the instrument in the presence of flammable gases or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

#### KEEP AWAY FROM LIVE CIRCUITS.

Operating personnel must not remove instrument covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

#### DO NOT SERVICE OR ADJUST ALONE.

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

# DO NOT SUBSTITUTE PARTS OR MODIFY INSTRUMENT.

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification of the instrument. Return the instrument to a Hewlett-Packard Sales and Service Office for service and repair to ensure that safety features are maintained.

# DANGEROUS PROCEDURE WARNINGS.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

WARNING

Dangerous voltages, capable of causing death, are present in this instrument. Use extreme caution when handling, testing, and adjusting.

# TABLE OF CONTENTS

Sec	ction	Page
I	GENERAL INFORMATION	1 - 1
	1-1. Introduction	1 - 1
	1-5. Related Service Manuals	
	1-7. Instruments Covered by this Manual	
	1-11. Description	
	1-14. Accessories Supplied	
	1-16. Additional Equipment Required	1 – 3
	1-18. Power Requirements	1 – 3
	1-20. Level of Service	1 – 3
	1-22. Conventions	1 - 3
II	INSTALLATION	2-1
	2-1. Introduction	2-1
	2-3. Initial Inspection	2 – 1
	2-5. Service, Card Cage Configurations	2-1
	2-10. Installation	
	2-13. Removal	2-3
	2-15. Operating Environment	
	2-17. Storage and Shipping Environment	
	2-19. Original Packaging	
	2-21. Other Packaging	2 – 3
Ш	OPERATION	3 – 1
IV	PERFORMANCE TESTS	4-1
	4-1. Introduction	A _ 1
	4-3. System Considerations	_
	4-5. Performance Verification Tests	
	4-7. Required Equipment	
	4-8. Starting Performance Verification	

# TABLE OF CONTENTS (Cont'd)

Sect	tion	Page
IV	PERFORMANCE TESTS (Continued)	
	4-10. Performance Verification and the Microcontroller	4-2
	4-15. Performance Verification Commands	
	4-17. Total PV Test Display	4-5
	4-22. Overall Troubleshooting Steps	4-6
	4-29. Performance Analyzer Reset Test Display	4-10
	4-38. Performance Analyzer Reset Test Troubleshooting	4-13
	4-51. Mainframe / Analyzer Interface Test Display	
	4-70. Mainframe / Analyzer Interface Test Troubleshooting	
	4-81. Data Acquisition Test Display	
	4-106. Data Acquisition Test Troubleshooting	4-24
	4-110. Time, Event, and Sequence Counter Test Display	
	4-120. Time, Event, and Sequence Counter Test Troubleshooting	
	4-124. Statistics Test Display	
	4-150. Statistics Test Troubleshooting	
	4-154. Inter-Module Bus Test Display	4-35
	4-168. Inter-Module Bus Test Troubleshooting	
	4-172. Software Performance Analyzer Stimulus Test	
	4-175. Analyzer Stimulus Test Display	
	4-187. Analyzer Stimulus Test Troubleshooting	4-42
v	ADJUSTMENTS	5-1
VI	REPLACEABLE PARTS	6-1
	6-1. Introduction	6-1
	6-3. Abbreviations	
	6-5. Replaceable Parts	
	6-8. Ordering Information	
	6-11. Direct Mail Order System	
	6-14. Exchange Assemblies	6-2
<b>3777</b>	MANUAL CHANCES	7 1
VII	MANUAL CHANGES	/ - 1

# TABLE OF CONTENTS (Cont'd)

Section	on	Page
VIII	SERVICE	8-1
	8-1. Introducation	8-1
	8-4. General Theory	
	8-14. Development Station Interface	
	8-18. Microcontroller	
	8-22. Address Recognition	
	8-25. Context Recognition	8-4
	8-33. Statistics	8-4
	8-38. IMB and Control	8-5
APPE	ENDICIES	
	A. Signature Analysis Loop A	Δ _1
	B. Signature Analysis Loop B	
	C. Signature Analysis Loop C	
	D. Signature Analysis Loop D	
	E. Signature Analysis Loop E	
	F. Signature Analysis Loop F	
	LIST OF ILLUSTRATIONS	
Figur	re	Page
1-1.	Model 64310A Software Performance Analyzer	1-1
2-1.	Typical Card Cage Configurations	2-1
4-1.	System Awaiting Command Display	4-3
4-2.	Card Cage Directory Display	
4-3.	Total PV Test Display	
4-4.	Troubleshooting Flowchart	
4-5.	Performance Analyzer Reset Test Display	

# LIST OF ILLUSTRATIONS (Cont'd)

Figur	re	Page
4-6.	Status Light Decoding	4-11
	Status Light Activity	
4-8.	SU34 Test Switch Positions	4-14
4-9.	Mainframe / Analyzer Interface Test Display	4-16
4-10	D. Data Acquisition Test Display	4-20
4-11	Time, Event, and Sequence Counter Test Display	4-25
4-12	2. Sample Counter Circuit Failures	4-26
4-13	3. Statistics Test Display	4-28
4-14	Inter-Module Bus Test Display	4-35
4-15	5. Analyzer Stimulus Test Display	4-39
6-1.	Component Locator	6-3
8-1.	Software Performance Analyzer Block Diagram	8-7
8-2.	Schematic 1, Development Station Interface	8-23
8-3.	Schematic 2, Microcontroller	
	Schematic 3, Address Recognition, Comparator 1	
8-5.	Schematic 4, Address Recognition, Comparator 2	8-29
	Schematic 5, Context Recognition	
8-7.	,	
8-8.	Schematic 7, Inter-Module Bus and Control	8-35

# LIST OF TABLES

Table			Page
1-1.	+5 Volt Power Supply	Load	1 – 3
4-1.	Performance Verificat	ion Softkeysessor U33 Troubleshooting	4 – 4
4-2.	Reset Test, Microproce	essor U33 Troubleshooting	4-15
6-1.	Reference Designators	and Abbreviations	6 – 4
6-2.	Replacement Parts Lis	t	6-5
6-3.	List of Manufacturers'	and Abbreviationst	6 - 8
8-1.	Connector Signals		8-8
8-2.	Mnemonics		8 – 9

# **SECTION I**

# GENERAL INFORMATION

#### 1-1. INTRODUCTION.

1-2. This service manual explains how to install, test, and service the Hewlett-Packard Model 64310A Software Performance Analyzer. Detailed operating instructions are provided in a separate operating manual supplied with the instrument.

Service information contained in this manual allows the user to isolate functional problems to the board or component level. Board level troubleshooting is in support of the Hewlett-Packard Bluestripe board exchange program.

- 1-3. Described in this section are instruments covered, the general features of the software performance analyzer, power supply loads, and its use with Hewlett-Packard emulators. Also included are conventions used in the manual.
- 1-4. Shown on the title page is a microfiche part number. This number can be used to order 4 x 6 inch microfilm transparencies of the manual. Each microfiche contains up to 96 photoduplicates of the manual pages.




Figure 1-1. Mode<sup>1</sup> 64310A Software Performance Analyzer

#### 1-5. RELATED SERVICE MANUALS.

- 1-6. Service manuals for the models listed below provide additional information that may be useful in servicing the analyzer.
- a. Development station models 64100A and 64110A.
- b. Internal analyzer models 64300A and 64302A.

#### 1-7. INSTRUMENTS COVERED BY THIS MANUAL.

- 1-8. Attached to the Model 64310A Software Performance Analyzer is a repair number tag. The repair number is in the form 0000A 00000. It is in two parts; the first four digits and the letter are the prefix and the last five digits are the suffix. The prefix is the same for identical 64310A Software Performance Analyzers; but the suffix is different and uniquely identifies each analyzer manufactured. This manual applies to all 64310A Software Performance Analyzers with a repair prefix that is listed on the title page.
- 1-9. A model 64310A manufactured after the printing of this manual may have repair number not listed on the title page. The manual for the newer analyzer is accompanied by a yellow manual change supplement. The supplement explains how to adapt the manual to the analyzer.
- 1-10. In addition to change information, the supplement may contain information for correcting errors in the manual. To keep this manual as current and accurate as possible, Hewlett-Packard recommends that you periodically request the latest manual changes supplement. The supplement is identified by the manual print date and part number, both of which appear on the manual title page. Copies are available at the Hewlett-Packard sales/service of-fices listed in the back of this manual.

# 1-11. DESCRIPTION.

- 1-12. The model 64310A Software Performance Analyzer consists of a single board and associated software. It is a 64000 series internal analyzer that connects to Hewlett-Packard emulators via emulation bus cables. The analyzer monitors only the emulator address and status buses. Using the inter-module bus (IMB), the analyzer can trigger, or be triggered by other option modules in the card cage.
- 1-13. The purpose of the software performance analyzer is to make measurements of software activity in the connected emulator. Basically, the analyzer can make six different types of measurements, perform statistical analysis of the measurements, and store the results on-board for access by the development station. Results of the measurements are expressed numerically and in bar graph form on the development station display.

# 1-14. ACCESSORIES SUPPLIED.

1-15. No accessories are supplied with the analyzer.

# 1-16. ADDITIONAL EQUIPMENT REQUIRED.

1-17. The Model 64310A Software Performance Analyzer must be connected to a Hewlett-Packard emulator controller that is installed in a Hewlett-Packard 64000 series development station.

# 1-18. POWER REQUIREMENTS.

1-19. Power requirements of the software performance analyzer are shown in table 1-1.

Table 1-1. +5 Volt Power Supply Load

+5 volt supply; current = 5 amps maximum

# 1-20. LEVEL OF SERVICE.

1-21. This is a final component-level service manual. It contains performance verification (PV) and signature analysis (SA) test information for component level service of the software performance analyzer. Detailed schematics and parts lists are provided to assist in the servicing of the board.

# 1-22. CONVENTIONS.

- 1-23. The following conventions are used in the text and schematics.
  - a. Abbreviations, see table 6-1.
  - b. Mnemonics (signal names); see table 8-2.

The letters to the left of the slash (/) indicate the electrical status of the signal. The letters to the right of the slash show the signal function. For example, L/STB is low/strobe. Typical status indicators are:

L=low, or latched, H=high, B=buffered, E=ECL

Both TTL- and ECL-level signals are used. The ECL signal menemonics have an E in the electrical status. For example, EL/ANAL is the ECL version of the TTL signal L/ANAL. Mnemonics that do not have electrical status are assumed to be TTL with no predominant active level. For example, POL is a polarity signal.

# General Information - Model 64310A

- c. Logic symbols, see table 8-3.
- d. Softkeys are indicated by arrow brackets, while normal keys are shown in square brackets. For example, <stop> indicates the software labeled stop key, while [RETURN] indicates the keyboard labeled return key.
- e. Component designators are assigned according to the upper left to lower right method.
- f. Logic levels in volts:

	Input high threshold	Input low threshold	Output high threshold	Output low threshold
TTL	+2.0	+0.8	+2.4	+0.2
ECL	-1.1	-1.5	-1.1	-1.5

#### SECTION II

#### **INSTALLATION**

#### 2-1. INTRODUCTION.

2-2. This section contains information necessary to install the Model 64310A Software Performance Analyzer in a 64000 series development station. Also included is information concerning initial inspection, damage claims, environmental considerations, storage and shipment.

#### 2-3. INITIAL INSPECTION.

2-4. Inspect the shipping container for damage. If the shipping container or cushioning material is damaged, it should be kept until contents have been checked for completeness and the model 64310A has been checked mechanically and electrically. If the contents are incomplete, if there is mechanical damage or defect, or if the model 64310A does not pass performance verification, notify the nearest Hewlett-Packard sales/service office. If the shipping container or cushioning material is damaged, notify the carrier as well as the Hewlett-Packard office. Keep the shipping materials for carrier's inspection. The Hewlett-Packard office will arrange for repair or replacement at HP option without waiting for claim settlement.

# 2-5. SERVICE, CARD CAGE CONFIGURATIONS.

2-6. When performing service tests, it is best to initially use the actual card cage operating configuration. When a normal operating configuration is not established, one of the configurations shown in figure 2-1 can be used. Each configuration is designed to optimize cable lengths and positions within the card cage.




Figure 2-1. Typical Card Cage Configurations

- 2-7. When connections between the analyzer options and the target system are required, the external-internal configuration is preferable. For example, this configuration is used when the model 64600S Logic Timing Analyzer, or the 64620S Logic State Analyzer subsystems are present.
- 2-8. When no external connections are required between analyzer options and the target system, the internal-only configuration is better. For example, this configuration is used when the model 64300A or 64302A Logic Analyzers are the only analyzer options present.
- 2-9. In either case, complete testing of the software performance analyzer is not possible unless an emulator subsystem and an option card with IMB capabilities are connected to the software performance analyzer via emulation and IMB cables. When an emulator is not present, the analyzer stimulus test cannot be performed. This reduces the number of circuit nodes tested by approximately 22%. When no option board with IMB capabilities is present, the software performance analyzer's Inter-Module Bus test is not executed.

# CAUTION

The Model 64310A Software Performance Analyzer must be installed and removed with the development station power turned off.

# 2-10. INSTALLATION.

- 2-11. For detailed installation instructions, refer to the operating manuals for the option boards required in the card cage. For quick reference, the basic steps are presented below
- 2-12. To install the option boards necessary for complete testing of the software performance analyzer, perform the following steps.
  - a. Remove the card cage cover. Position the development station so there is clear access to the card cage.
  - b. Install the emulator control board and the emulator pod.
  - c. When the emulator requires emulation memory option boards, install the memory controller first, then the memory board(s).
  - d. Install an option board with inter-module bus capabilities.
  - e. Install the software performance analyzer.
  - f. Use two 50-pin cables to connect the edge connectors on the emulation bus.
  - g. Use a 20-pin cable to connect the edge connectors on the inter-module bus.

#### 2-13. REMOVAL.

- 2-14. To remove the software performance analyzer, proceed as follows:
  - a. Remove the card cage cover. Position the development station so there is clear access to the card cage.
  - b. Locate the software performance analyzer. The extraction tabs on the analyzer are labeled PERFANL and 64310A.
  - c. Remove the two 50-pin emulation cables; and remove the 20-pin inter-module bus cable.
  - d. Unseat the analyzer by lifting up the outside edges of the extractor tabs.
  - e. The software performance analyzer can now be removed by sliding it out of the card cage slot.

# 2-15. OPERATING ENVIRONMENT.

2-16. The Model 64310A Software Performance Analyzer can be operated in environments within the limits shown below. It should be protected from temperature extremes which cause condensation within the instrument.

Temperature	to +40 degrees Celsius.
Humidity5 to	80% relative humidity.
Altitude	4,600 m (15,000 ft).

# 2-17. STORAGE AND SHIPPING ENVIRONMENT.

2-18. The software performance analyzer can be stored and shipped in environments within the limits given below.

Temperature	40 to +40 degrees Celsius.
Humidity5 to	0 80 % relative humidity.
Altitude	1 5,240 m (50,000 ft).

#### 2-19. ORIGINAL PACKAGING.

2-20. Containers and packing materials identical to those used in factory packaging are available through Hewlett-Packard sales and service offices.

#### 2-21. OTHER PACKAGING.

2-22. The following general instructions should be used for repackaging with commercially available materials.

- a. Wrap the Model 64310A Software Performance Analyzer in heavy paper or plastic Use a strong shipping container. A double wall carton made of 350 pound test material is adequate.
- b. Use a layer of shock absorbing material 70 to 100 mm (3 to 4 inch) thick around all sides of the model 64310A to provide firm cushioning and prevent movement inside the container
- c. Seal shipping container securely.
- d. Mark shipping container FRAGILE to request careful handling.
- e. In any correspondence, refer to instrument by model number and full repair number.

# **SECTION III**

# **OPERATION**

The operation of the Model 64310A Software Performance Analyzer is a function of the 64000 Logic Development System software and is beyond the scope of this service manual. Please refer to the software performance analyzer operator manual.

#### SECTION IV

### PERFORMANCE TESTS

#### 4-1. INTRODUCTION.

4-2. This section describes the performance verification (PV), and signature analysis techniques, for testing and troubleshooting the software performance analyzer.

Troubleshooting of the analyzer may be carried out to the component level, as described in this section, or to the module level. Although not specifically described in this section, module level repair simply involves replacement of the analyzer board if any of the performance verification tests fail. Module level repair is supported by the Hewlett-Packard Bluestripe exchange program.

# 4-3. SYSTEM CONSIDERATIONS.

4-4. Failure isolation must be performed to eliminate other sections of the logic development system as the source of the failure. It is assumed in this manual that the development station PV has been successfully conducted and that other option cards have also been checked. It is also assumed that the target system being emulated has been disconnected from the emulator pod, thus eliminating it as a possible source of the failure.

#### 4-5. PERFORMANCE VERIFICATION TESTS.

4-6. The performance verification for the software performance analyzer is a subsection of the system Option Test Performance Verification. The system level PV tests all option modules that are located in the development station card cage. In addition, the PV can be used as a stimulus for troubleshooting using signature analysis techniques.

#### 4-7. REQUIRED EQUIPMENT.

- a. Development station with most recent PV software.
- b. To test the inter-module bus (IMB), another option card with IMB capabilities must be present and connected to the software performance analyzer via an IMB cable. Some products that have this capability are a Model 64302A Wide Logic Analyzer, 64601A Timing Control Board, 64621A State Control Board, or another software performance analyzer.
- c. To test the comparator circuitry and emulation bus latches, an emulator must be connected to the software performance analyzer via emulation bus cables. The emulator performance verification software must be available to run the analyzer stimulus test.
- d. To print PV results, a printer must be attached to the system.
- e. For troubleshooting, a Hewlett-Packard Model 545A Logic Probe, and 5005A Signature Multimeter, or equivalent equipment, is required.

#### 4-8. STARTING PERFORMANCE VERIFICATION.

- 4-9. To test the software performance analyzer proceed as follows.
  - a. With the operating system initialized and awaiting a command, figure 4-1, enter:

# option test [RETURN]

b. The PV now displays a directory of the installed option boards and their card slot numbers, figure 4-2. The first step in the PV is to locate the card slot of the Model 64310A Software Performance Analyzer and enter the slot number; for example, if it is in slot 8 of the card cage, enter:

#### 8 [RETURN]

- c. When the card cage contains no other option cards with Inter Module Bus (IMB) capabilites, the Total PV display appears, and IMB testing is automatically suppressed.
- d. When one option card with IMB capabilities is present, the Total PV display appears and IMB testing is automatically activated. Make certain the IMB cable is connected, or the results of the test will be invalid.
- e. When two or more option cards with IMB capabilities are present, the display prompts

# Select IMB external stimulus for test.

f. Enter the card slot of the option card to provide the stimulus. The Total PV Display then appears. Once chosen, the stimulus source can not be changed without restarting the software performance analyzer PV. Make certain the IMB bus cable is connected to the external stimulus board, or the results of the test will be invalid.

# 4-10. PERFORMANCE VERIFICATION AND THE MICROCONTROLLER.

- 4-11. The 64310A performance verification tests operate in a different manner from most other 64000 option cards because the analyzer has an on-board microprocessor, ROM and RAM. The on-board 68B09 microprocessor and associated ROM and RAM circuitry is referred to as the microcontroller. The development station processor does not have direct control over the analyzer microcontroller and must communicate with it via a handshake protocol, passing test data only when both the analyzer microcontroller and the development station are ready.
- 4-12. There are three 2K byte RAMs in the microcontroller and one 2K ROM. ROM U35 contains all of the performance analyzer reset test code and the first three steps of the mainframe / analyzer interface test. Also in ROM U35 is code to transfer data between the analyzer and the development station. When the analyzer passes the tests contained in ROM U35, it loads PV code from the development station into RAM U38 to perform further tests.




Figure 4-1. System Awaiting Command Display

	HP 64000 Option Performance Verification	
Slot #	ID # Module	
	01F8H 128 Kbyte Emul Memory	
6 7	0201H Wide Address Memory Controller 0101H Software Perf Analyzer	
	0102H Wide Emulation Analysis	
	00F0H General Purpose Controller - 8086 Pod	
STATUS:	Awaiting option_test command	10:1
option_t	est	
	(SLOT #)	

Figure 4-2. Card Cage Directory Display

4-13. When the analyzer microcontroller is not executing code correctly, the development station may never receive the results of the requested test; therefore, the station has a test time-out feature. When a time-out occurs, the screen displays

Test fails because of no response from 64310A Performance Analyzer!

4-14. The time-out error message may appear only on the data acquisition; time, event, and sequence counter; statistics, inter-module, and analyzer stimulus tests.

# 4-15. PERFORMANCE VERIFICATION COMMANDS.

4-16. Each PV display provides prompting for commands that can be executed. These commands are selected by 'softkeys' that are defined in table 4-1.

Table 4-1. Performance Verification Softkeys

<cycle></cycle>	
<disp_test></disp_test>	Displays test details. (Use 'display_test' in command files.)
<end></end>	
<exit_test></exit_test>	Stops the test and returns to next higher level display.
<next_test></next_test>	
<pre><print></print></pre>	Outputs display to attached printer.
<start></start>	Begins the test. When pressed during testing, it stops the test.

#### 4-17. TOTAL PV TEST DISPLAY.

4-18. Purpose. All test categories available for the card cage configuration are shown in this display. When one or more test categories have been executed, the results are displayed. Use the display to choose the test categories to be performed or to review the overall results of the PV.





Figure 4-3. Total PV Test Display

- 4-19. Running the Total PV. To run all the tests shown on the display, press the <cycle> soft-key. Each test category is executed and the results are displayed. A complete cycle requires approximately 15 seconds. To stop the iterations, press the <cycle> softkey again.
- 4-20. Reading the Total PV Results. When the tests are complete, examine the # Fail column. When all entries are zero, it indicates that 72% of the circuit nodes have been checked and no errors have been found. Another 22% of the nodes can be checked by running the emulator Analysis Stimulus Test described at the end of this section.
- 4-21. A non-zero value represents the number of errors detected in the test category. Determine the exact cause of the error by viewing the failed test category in detail. Do this by positioning the highlight line over the test category and pressing the <disp\_test> softkey.

- 4-22. OVERALL TROUBLESHOOTING STEPS.
- 4-23. Begin at paragraph 4-8. Starting Performance Verification.
- 4-24. When the software performance analyzer is in the card cage, but does not appear in the card cage display, troubleshoot the board ID circuit. See schematic 1.
- 4-25. If the Total PV Display does not appear, the software performance analyzer PV software is not available, and must be loaded.
- 4-26. Go to paragraph 4-17. Total PV Test Display.
- 4-27. Cycle through the tests, and look at the mainframe / analyzer interface test, # Fail column. When there is an interface test failure, go to paragraph 4-70. Mainframe / Analyzer Interface Test Troubleshooting. Do not attempt to troubleshoot any other failures until the interface test executes successfully.
- 4-28. When the mainframe / analyzer interface test is executing successfully, begin troubleshooting of other failures in the same sequence as the tests appear in the Total PV Display. Go to the paragraphs shown below, as appropriate.
  - a. 4-106. Data Aquisition Test Troubleshooting
  - b. 4-120. Time, Event, and Sequence Counter Test Troubleshooting
  - c. 4-150. Statistics Test Troubleshooting
  - d. 4-168. Inter-Module Bus Test Troubleshooting
  - e. 4-187. Analyzer Stimulus Test Troubleshooting







Figure 4-4. Troubleshooting Flowchart (Cont'd)



Performance Tests - Mo	odel 64	310A
------------------------	---------	------

# 4-29. PERFORMANCE ANALYZER RESET TEST DISPLAY.

4-30. Purpose. This test checks microprocessor U33 for its ability to run the reset program stored in ROM U35. RAM U38 is tested for address and data errors, while RAMs U36 and U37 are tested for data errors only.




Figure 4-5. Performance Analyzer Reset Test Display


- 4-31. Running the Performance Analyzer Reset Test. To view this test display, begin with the Total PV Display (figure 4-3). Position the highlight line over 'Performance Analyzer Reset' and then press the <disp\_test> softkey. Next, press the <start> softkey to begin the test. The test continues to run until a softkey is pressed. The test takes less than five seconds per iteration.
- 4-32. Reading the Performance Analyzer Reset Test Results. The # Fail column always shows the letters 'N/A', meaning 'not available'. This is because approximately every five seconds the development station sends the analyzer a reset. The reset causes the microcontroller to execute the reset test stored in ROM U35, but no test results are transferred back to the development station.
- 4-33. Errors can be identified on the LED lights at the top edge of the analyzer board. Details on decoding these errors are given in the following paragraphs.

4-10

- 4-34. How. The test resets the analyzer to run code from ROM U35. This routine is run every time the analyzer is configured; thus, each PV test includes execution of this reset code at least once.
- 4-35. There are eight steps within the reset test. At the start of the test, the status lights at the top of the analyzer board are initialized. As each step begins, the lights are updated. When a test fails, microprocessor U33 executes an endless loop; thus, the lights are locked-up and indicate the test step that failed. There is no accumulation of errors and the development station cannot communicate with the analyzer at this point in the testing.
- 4-36. Results. The test results are interpreted by reading lights abcdefg at the top of the board. Between each iteration of the reset test there is a pause, and the light pattern is momentarily static. Note the exact pattern at this point; when it matches the last pattern shown below (code 11), all steps of the reset test are executing correctly. When there is a different pattern, decode the specific test that is failing. Light o should be illuminated in all steps, except the very first.

Light Pattern	7 Bit Code	Reset Test Steps
o abc defg		
0 000 0000	00	Microprocessor U33 register test.
x xxx xxxx	7F	All lights on, then walking lights test, to provide visual verification of activity.
x 000 000x	01	ROM U35 checksum test, to validate programs stored in the ROM.
x 000 00xx	03	RAM U38 data test.
x 000 0x00	04	RAM U37 data test.
x ooo oxox	05	RAM U36 data test.
x 000 0xx0	06	RAM U38 address test.
x oox ooox	11	All steps passed. Awaiting next test (pause).

x = illuminated, o = not illuminated.



4-37. When the reset test is successfully completed, the analyzer signals the development station that it is ready to transfer data. At this point the station can request the remaining PV tests be performed. As these tests are executed, the status lights continue to be updated. However, the lights cannot be decoded to identify an error, because the microcontroller does not lock up when an error is detected. The table below indicates the nature of the status light activity.

Light Pattern	7 Bit Code	Test in Progress
o abc defg		
		MAINFRAME / ANALYZER INTERFACE TEST
x oox oooo	10	Enable interrupts & stacking in RAM
x oox ooox	11	Opcode output to performance analyzer
x oox ooxo	12	Data input from performance analyzer
x oox ooxx	13	Data output to performance analyzer
x oox oxoo	14	RAM address line check (U36)
x oox oxox	15	RAM address line check (U37)
		DATA ACQUISITION TEST
x oxo oooo	20	Trigger and run latch control
x oxo ooox	21	Comparator bus
x oxo ooxo	22	Status qualifier RAM data
x oxo ooxx	23	Status qualifier RAM address
x oxx oooo	30	Context state register reset
x oxx ooxo	32	Context FPLA 1 checksum
X OXX OOXX	33	Context FPLA 2 checksum
x oxx oxoo	34	U57 check, using FPLA 1 sum
		TIME, EVENT, AND SEQUENCE COUNTER TEST
x x00 0000	40	Time, event, and sequence counter reset
x xoo ooox	41	Time, counter walking 1,0 and decrement
x xoo ooxo	42	Event counter walking 1,0 and decrement
x xoo ooxx	43	Sequence counter walking 1,0 and decrement
		STATISTICS TEST
x xox 0000	50	Interrupt controller reset and response
X XOX 0000	51	Time counter response
X XOX OOXO	52	Event counter control
X XOX OOXX	53	Time sequence counter
X XOX OXOO	54	Event sequence counter
X XOX OXOX	55	Counter error response
A AUA UAUA	33	Counter circi response
		INTER-MODULE BUS TEST
x xxo 0000	60	EL/ME drive
x xxo ooox	61	EL/TE drive
x xxo ooxo	62	EH/TR drive
x xxo ooxx	63	EL/ME and EL/TE receive
x xxo oxoo	64	EL/ME, EL/TE, and EH/TR enable line test

Figure 4-7. Status Light Activity

#### 4-38. PERFORMANCE ANALYZER RESET TROUBLESHOOTING.

4-39. Use these troubleshooting instructions to determine the nature of the failure found in the mainframe / analyzer interface test. The performance analyzer reset test must be running during this troubleshooting.

#### 4-40. THERE IS STATUS LIGHT ACTIVITY.

4-41. When there is some status light activity, decode the light pattern using paragraph 4-36. Results. Determine which of the following status light test conditions exists.

All reset tests pass (code 11) or A reset test has failed.

Note the status light test condition, and if pertinent, note the failing test, and suspected component. Return to the mainframe / analyzer interface test troubleshooting for signature analysis LOOP B instructions.

#### 4-42. THERE IS NO STATUS LIGHT ACTIVITY.

- 4-43. Verify that the reset test is running by watching the # Test indicator. Each time the # Test counter increments, the eight status lights should show some activity.
- 4-44. When there is no activity, use a logic probe or signature analyzer etc., and check microprocessor U33, pin 37 RESET. When it is not pulsing, there is an interface problem; use signature analysis Loop A instructions below. When it is pulsing, go to the paragraphs on basic microcontroller failure below.

#### 4-45. SIGNATURE ANALYSIS - LOOP A.

4-46. Connect the signature analyzer as directed for SA Loop A, in Appendix A. The performance analyzer reset test provides the stimulus and must be running when signatures are taken. Reference schematics 1 and 2 in Section VIII. Check the components that process the reset signal, and check the basic microprocessor power and control.

Schematic 1, check: U89, U91. Schematic 2, check: U33.

### 4-47. BASIC MICROCONTROLLER FAILURE.

4-48. If RESET is pulsing, the software performance analyzer is receiving the reset signal from the development station. The microprocessor is not executing code correctly; thus, there is probably something wrong in the basic microcontroller. Possible problem areas are:

Microprocessor U33. ROM U35. Control or power supply line.

Address or data line shorted or open. Test switch SU34 set incorrectly.

Status light circuits

- 4-49. At this point, signature analysis is not possible; therefore, test switch SU34 is used. To test microprocessor U33, perform the steps shown below. When the switch is set to the test position, a one-byte opcode is jammed onto the data bus. This causes the microprocessor to continually fetch this opcode; therefore, the address lines should be pulsing. While in the test position, probe each pin on microprocessor U33 to verify a high, low, or pulsing condition.
  - a. Turn off the development station power.
  - b. Remove the software performance analyzer from the development station. If necessary, see removal instructions in Section II.
  - c. Install the software performance analyzer on a service extender board.
  - d. Locate test switch SU34, and set to the test position. After testing, DO NOT FORGET to reset the switch to the normal operating position.

Normal	Test
open	closed
open	closed
closed	open

Figure 4-8. SU34 Test Switch Positions

- e. Place the analyzer and extender back into the development station.
- f. Turn on the power and start the software performance analyzer PV.
- g. SELECT the performance analyzer reset test and start it running.
- h. Using a logic probe, signature analyzer, etc., test each pin on microprocessor U33. See table 4-2 for expected pin status; and refer to schematic 2 in Section VIII.
  - 1) Are pin 7 Vcc and pin 1 ground valid?
  - 2) Is pin 38 EXTAL pulsing?
  - 3) Is pin 37 RESET going from an active low to a high?
  - 4) Is pin 34 E pulsing?
  - 5) Is pin 32 READ/WRITE high, indicating a read operation?
  - 6) Is the microprocessor status correct; pin 6 BA low, and pin 5 BS pulsing?

- 7) Is the microprocessor data bus correct; LHLHHHHH on pins 31 thru 24? L=low, H=high.
- 8) Are all the microprocessor address lines pulsing; pins 8 thru 23?
- 9) Are all the buffered address lines pulsing; U48 and U49?
- i. When all of the pins checkout, the interface between the microprocessor and ROM U35 is suspect. In this case check the ROM output enable pin U35-20; it should be low. Check the ROM chip select pin U35-18; it should be pulsing. It is possible that ROM U35 is faulty.
- j. DO NOT FORGET to return the test switch to the normal operating position when the test of microprocessor U33 is completed.
- k. If all pins checkout, it may be necessary to use an ohmmeter and check the continuity of the microcontroller circuitry shown on schematic 2.
- 4-50. After troubleshooting the failure, return to the mainframe / analyzer interface test paragraphs and re-run the test to see that the problem is corrected.

Table 4-2. Reset Test, Microprocessor U33 Troubleshooting

Pin	Status	Pin	Status	Pin	Status	Pin	Status
1	low	11	pulsing	21	pulsing	31	high
2	high	12	pulsing	22	pulsing	32	high
3	low	13	pulsing	23	pulsing	33	high
4	pulsing	14	pulsing	24	low	34	pulsing
5	pulsing	15	pulsing	25	high	35	pulsing
6	low	16	pulsing	26	low	36	pulsing
7	high	17	pulsing	27	high	37	pulsing
8	pulsing	18	pulsing	28	high	38	pulsing
9	pulsing	19	pulsing	29	high	39	low
10	pulsing	20	pulsing	30	high	40	high

# 4-51. MAINFRAME / ANALYZER INTERFACE TEST DISPLAY.

4-52. Purpose. The first three tests shown on this display check the ability of analyzer to receive and send selected information to the development station. The last two tests check the analyzer microprocessor's ability to address RAMs U36 and U37.

Software Performance Analyz Performance Analyzer in			
dainframe / Analyzer Interface Test)	Results	# Fail	# Test
Up Code Output to Performance Analyze $r$	0 0	0	0
Data Output to Performance Analyzer	ü 0	0	
Data Input from Performance Analyzer	0 0	0	
RAM address line check (U36)	000	0	
RAM address line check (U37)	0 0 0	Û	
STATUS: Awaiting option_test command			10:12
-			

Figure 4-9. Mainframe / Analyzer Interface Test Display

- 4-53. Running the Mainframe / Analyzer Interface Test. To view this test display, begin with the Total PV Display (figure 4-3). Position the highlight line over 'Mainframe / Analyzer Interface' and then press the <disp\_test> softkey. Next, press the <start> softkey to begin the test. The test continues to run until a softkey is pressed. Each iteration takes less than 8 seconds, if there are no failures. Failures may lengthen the execution time.
- 4-54. Reading the Mainframe / Analyzer Interface Test Results. The # Failures column shows the total number of errors detected during the test. Each error code in the result column represents a single failure encountered during the last iteration.

#### 4-55. OPCODE OUTPUT TO PERFORMANCE ANALYZER.

- 4-56. How. After successful completion of the performance analyzer reset test, the analyzer signals the development station that it is ready to receive information. The station then sends the opcode sequence 0 through 20H. After each opcode is sent, the station briefly waits for the analyzer to signal that it is ready to receive the next opcode. When the station does not receive a signal from the analyzer in the allotted time, a failure is recorded.
- 4-57. Results. When a failure is detected, the result column shows the next opcode that would have been sent to the analyzer. Thus, if the analyzer never sends a ready signal, the results are 00H.

### Op Code Output to Performance Analyzer.....xxH

### 4-58. DATA OUTPUT TO PERFORMANCE ANALYZER.

- 4-59. How. When the opcode output test is successfully completed, the development station sends the data sequence 0 through FFH. After each data word is sent, the station briefly waits for the analyzer to signal that it is ready to receive data. When the station does not receive a signal from the analyzer in the allotted time, a failure is recorded.
- 4-60. Results. When a failure is detected, the result column shows next data word that would have been sent to the analyzer.

### Data Output to Performance Analyzer.....xxH

# 4-61. DATA INPUT FROM PERFORMANCE ANALYZER.

- 4-62. How. Upon successful completion of the data input test, the analyzer sends the development station the data sequence 0 through FFH. The station compares the data received with expected values; any discrepancies are recorded as failures.
- 4-63. Results. When an error is detected, the result column shows the exclusive OR product of data-sent with data-expected. If the two previous tests have not passed, the results of this test are probably invalid.

#### Data Input from Performance Analyzer.....xxH

### 4-64. RAM ADDRESS LINE CHECK (U36).

4-65. How. Each address bit is tested by writing zero to the lowest address in RAM U36. At this location all address lines are low. In sequence, each address line is brought high, and that location is loaded with FFH. The lowest address is read; it should contain zero. Any discrepancies from expected values is noted as an address bit error.

### 4-66. Results. The hexadecimal error word is decoded as follows.

RAM address line check (U36) xxxH =

Binary	Signal in E	rror
0000 0000 0000	None	
1	L/ADR0	U36-8
1-	L/ADR1	U36-7
1	L/ADR2	U36-6
1	L/ADR3	U36-5
1	L/ADR4	U36-4
1	L/ADR5	U36-3
1	L/ADR6	U36-2
1	L/ADR7	U36-1
1	L/ADR8	U36-23
1	L/ADR9	U36-22
-1	L/ADR10	U36-19
	na	

# 4-67. RAM ADDRESS LINE CHECK (U37).

4-68. How. Each address bit is tested by writing zero to the lowest address in RAM U37. At this location all address lines are low. In sequence, each address line is brought high, and that location is loaded with FFH. The lowest address is read; it should contain zero. Any discrepancies from expected values is noted as an address bit error.

# 4-69. Results. The hexadecimal error word is decoded as follows.

RAM address line check (U37) xxxH =

Binary	Signal in E	rror
0000 0000 0000	None	
1	L/ADR0	U37-8
1-	L/ADR1	U37-7
1	L/ADR2	U37-6
1	L/ADR3	U37-5
1	L/ADR4	U37-4
1	L/ADR5	U37-3
1	L/ADR6	U37-2
1	L/ADR7	U37-1
1	L/ADR8	U37-23
1	L/ADR9	U37-22
-1	L/ADR10	U37-19
	na	

- 4-70. MAINFRAME / ANALYZER INTERFACE TEST TROUBLESHOOTING.
- 4-71. ANY OF THE FIRST THREE SUBTESTS FAIL.
- 4-72. When one or more of the first three subtests fail, the microcontroller has a malfunction. Go to paragraph 4-38. Performance Analyzer Reset Troubleshooting and determine the nature of the problem. If directed, return here to the signature analysis LOOP B paragraphs.
- 4-73. SIGNATURE ANALYSIS LOOP B.
- 4-74. Connect the signature analyzer as directed for SA Loop B, in Appendix B. The mainframe / analyzer interface test provides the stimulus and must be running when signatures are taken. Reference schematic 2 in Section VIII.
- 4-75. When one of the status light tests fails, the microcontroller is executing code, but part of the microcontroller circuit is failing. Check the basic microcontroller circuitry: the microprocessor, ROM, RAM, data bus transceiver, address bus buffers, I/O decoder, wait-state shift register, and miscellaneous gates and inverters.

Schematic 2, check: U33, U35, U36, U37, U38, U39, U48, U49, U50, U51, U52, U53, U65, U66.

4-76. When all of the status light tests pass (code 11), the microcontroller is executing code correctly, but is unable to transfer data to the development station correctly. Check the address and data interface with the development station.

Schematic 1, check: U86, U87, U88, U92, U93.

- 4-77. THE FIRST THREE SUBTESTS PASS, BUT A RAM TEST FAILS.
- 4-78. When this happens, troubleshoot the failing RAM test. Test results can be decoded using the information in Results paragraphs for the interface test.
- 4-79. SIGNATURE ANALYSIS LOOP B.
- 4-80. Connect the signature analyzer as directed for SA Loop B, in Appendix B. The mainframe / analyzer interface test provides the stimulus and must be running when signatures are taken. Reference schematic 2 in Section VIII. Check the failing RAM.

Schematic 2, check: U36, U37, U38.

# 4-81. DATA ACQUISITION TEST DISPLAY.

4-82. Purpose. The seven tests shown on this display check the trigger and run latch and measurement context circuitry.

		zer Verificati card slot # 7		
ata Acquisition Test>	Results	(Cumulative)	# Fail	# Test
Trigger and Run Latch Control	000000	(000000)	0	Ü
Comparator Bus Data	0 0	(00)	0	
Status Qualifier RAM Data	0 0	(00)	0	
Status Qualifier RAM Address	0 0	(00)	0	
Context State Register Reset	0 0	(00)	0	
Context FPLA 1 Check Sum	00	(00)	0	
Context FPLA 2 Check Sum			0	
STATUS: Awaiting option_test com	mand			10:12
-				

Figure 4-10. Data Acquisition Test Display

- 4-83. Running the Data Acquisition Test. To view this test display, begin with the Total PV Display (figure 4-3). Position the highlight line over 'Data Acquisition Test' and then press the <disp\_test> softkey. Next, press the <start> softkey to begin the test. The test continues to run until a softkey is pressed. Each iteration takes less than 2 seconds.
- 4-84. Reading the Data Acquisition Test Results. The # Failures column shows the total number of errors detected during the test. Each error code in the present column represents a single failure encountered during the last iteration. The cumulative error code represents the sum of all errors detected during the test. Cumulative error codes that differ from error codes in the results column indicate multiple, or intermittent errors. When the error codes are the same, the errors are systematic.

# 4-85. TRIGGER AND RUN LATCH CONTROL.

4-86. How. Six test steps are performed in the sequence described below. The reset command is H/HALT, U24-7.

- 1. Flip-flop U23 is reset; signal H/TRIGGER is read. It should be low.
- 2. Flip-flop U23 is set. Signal H/TRIGGER is read; it should be high.
- 3. Flip-flop U23 is reset again; H/TRIGGER should be low.
- 4. Signal H/RUN is read, it should be low.
- 5. Flip-flop U22 is clocked; H/RUN should be high.
- 6. Finally, flip-flop U22 is reset; H/RUN should be low.
- 4-87. Results. The error bits are decoded as follows.

Trigger and Run Latch Control...xxxxxx =

Bits	Te	est Step in Error	
000000	No	one	
1	1	H/TRIGGER	U23-9
1-	2	H/TRIGGER	U23-9
1	3	H/TRIGGER	U23-9
1	4	H/RUN U22	-5
-1	5	H/RUN U22	-5
1	6	H/RUN U22	-5

#### 4-88. COMPARATOR BUS DATA.

- 4-89. How. Input latch U73 is enabled and drives output latch U75. Latch U73 is loaded in sequence with the decimal values 0 through 63. After each load, output latch U75 is read and compared with the loaded value.
- 4-90. Results. The hexadecimal error word is decoded as follows.

Comparator Bus Data....xxH =

Binary	Signal in Error		
0000 0000	None		
1	BH/COMOUT1	U73-2	U75-2
1-	BH/COMOUT2	U73-19	U75-17
1	BH/COMOUT3	U73-5	U75-4
1	BH/COMOUT4	U73-16	U75-15
1	BH/COMOUT5	U73-6	U75-6
1	BH/COMOUT6	U73-15	U75-13
	na		
	na		

# 4-91. STATUS QUALIFIER RAM DATA.

4-92. How. All 256 locations of emulator status RAM U11 are loaded in sequence with the data 0 through 3. After each load, the data is read back via output latch U75. The data read should match the loaded value. Note that only two of the four bits of RAM data are used.

4-93. Results. The error bits are decoded as follows.

Status Qualifier RAM Data.....xx =

Bits Signal in Error

00 None

-1 H/QUAL 1 U11-12

1- H/QUAL 2 U11-10

# 4-94. STATUS QUALIFIER RAM ADDRESS.

4-95. How. The first location in emulator status RAM U11 is 4000H to microprocessor U33; and, at this address, all the status qualifier RAM address lines are low. The location is loaded, via latch U10, with zero. In sequence, each address line is brought high and 0FH is loaded into the addressed location. After each load, location 4000H is read. It should still contain 0. If it does not, the last address bit brought high is displayed as a failure.

4-96. Results. The hexadecimal error word is decoded as follows.

Status Qualifier RAM address...xx =

Binary	Signal in E	rror	
0000 0000	None		
1	L/ADR0	U10-9	U11-4
1-	L/ADR1	U10-6	U11-3
1	L/ADR 2	U10-5	U11-2
1	L/ADR3	U10-2	U11-1
1	L/ADR4	U10-19	U11-21
1	L/ADR5	U10-16	U11-5
-1	L/ADR6	U10-15	U11-6
1	L/ADR7	U10-12	U11-7

#### 4-97. CONTEXT STATE REGISTER RESET.

- 4-98. How. The context state flip-flops U56 and U68 are reset via decoder U69-12. The flip-flops are then read via buffer U74. All bits should be zero.
- 4-99. Results. The hexadecimal error word is decoded as follows.

# Context State Register Reset...xxH =

Binary	Signal in Error		
0000 0000	None		
1	H/CONERR	U56-2	U74-2
1-	L/CONEND	U56-15	U74-17
1	H/GATE B	U56-10	U74-4
1	H/GATE A	U56-7	U74-15
1	H/STATE 1	U68-2	U74-6
1	H/STATE 2	U68-15	U74-13
-1	H/STATE 3	U68-10	U74-8
1	H/STATE 4	U68-7	U74-11

### 4-100. CONTEXT FPLA 1 CHECKSUM.

- 4-101. How. Logic array U76, measurement context 1, is tested by doing a checksum. The outputs for each unique input condition to the array are added together. Input lines to the array come from mode latch U72, test latch U73, and emulator status RAM U11.
- 4-102. Results. The right hand bit indicates an error in performing the checksum when flip-flop U57, pin 1 is held low. The left hand bit indicates an error in performing the checksum when flip-flop U57 pin 1 is held high.

#### Context FPLA 1 Check Sum.....xx

# 4-103. CONTEXT FPLA 2 CHECKSUM.

- 4-104. How. Logic array U58, measurement context 2, is tested by doing a checksum. The outputs for each unique input condition to the array are added together. Input lines to the array come from mode latch U72, test latch U73, and emulator status RAM U11. Flip-flop U57 pin 1 is held low.
- 4-105. Results. The results of this test are not decoded. A failure indicates an incorrect checksum.

# 4-106. DATA ACQUISITION TEST TROUBLESHOOTING.

4-107. Do not attempt to troubleshoot the data acquisition test until the mainframe / analyzer interface test has been successfully completed. Instructions in the preceding Results paragraphs provide information on how to determine which component is suspect.

# 4-108. SIGNATURE ANALYSIS - LOOP C.

4-109. Connect the signature analyzer as directed for SA Loop C, in Appendix C. The data acquisition test provides the stimulus and must be running when signatures are taken. Reference schematics 2, 5 and 7 in Section VIII. Check the components in the measurement context circuits, and the trigger and run control circuits.

Schematic 2, check: U65.

Schematic 5, check: U58, U68, U69, U72, U73, U74, U75, U76, U77.

Schematic 7, check: U5, U6, U7.

## 4-110. TIME, EVENT, AND SEQUENCE COUNTER TEST DISPLAY.

4-111. Purpose. The test shown on this display checks the programmable event counter U60, time counter U61 and sequence counter U62. It also tests the bidirectional data bus transceiver U70 and the statistics I/O decoder U85. The microcontroller sends commands to the programmable counters and reads back counter responses via the microcontroller data bus.




Figure 4-11. Time, Event, and Sequence Counter Test Display

- 4-112. Running the Time, Event, and Sequence Counter Test. To view this test display, begin with the Total PV Display (figure 4-3). Position the highlight line over 'Time, Event, and Sequence Counter' and then press the <disp\_test> softkey. Next, press the <start> softkey to begin the test. The test continues to run until a softkey is pressed. Each iteration takes less than 3 seconds.
- 4-113. Reading the Time, Event, and Sequence Test Results. The # Failures column shows the the total number of errors detected during the test. Each error code in the display represents a single failure encountered during the last iteration.




Figure 4-12 a. Sample Transceiver or Decoder Failure

Figure 4-12 b. Sample Counter Failure

- 4-114. How. First, microprocessor U33 sends a reset command to programmable event counter U60, time counter U61, and sequence counter U62. The counters' internal hold and master mode registers are read and displayed; all bits should be zero after the reset.
- 4-115. Second, the counters' internal load and mode registers are loaded and read back with the sequence 1, 2, 4, 8, 16, 32, 64, and 128. Any discrepancy between the data written and read back is displayed as an error.
- 4-116. Third, all counters are loaded with OFFFFH and configured to count down in binary. The counters are then issued OFFFDH step commands. The internal hold registers are read and should contain 0002H. Any discrepancy is noted as an error in the display.
- 4-117. Results. Each character is a hexadecimal digit. Don't be intimidated by all the characters in the display; it is not necessary to decode each one. Look for general patterns. When all characters are zero, there are no test failures.
- 4-118. When there are non-zero characters in the display, a failure has been detected. Look at the distribution of the characters. When the non-zero characters appear under more than one counter heading, the bidirectional bus transceiver, or the statistics I/O decoder is failing the test. See figure 4-12a for an example.
- 4-119. When the non-zero characters appear under one counter heading, only the counter is failing the test. See figure 4-12b for an example.

# 4-120. TIME, EVENT, AND SEQUENCE COUNTER TEST TROUBLESHOOTING.

4-121. Do not attempt to troubleshoot the time, event, and sequence counter test until the mainframe / analyzer interface test and the data acquisition test have been successfully completed. Instructions in the preceding Results paragraphs provide information on how to determine which component is suspect.

### 4-122. SIGNATURE ANALYSIS - LOOP D.

4-123. Connect the signature analyzer as directed for SA Loop D, in Appendix D. The data acquisition test provides the stimulus and must be running when signatures are taken. Reference schematic 6 in Section VIII. Check the event counter, time counter, sequence counter, data bus transceiver, and statistics I/O decoder.

Schematic 6, check: U60, U61, U62, U70, U85.

#### 4-124. STATISTICS TEST DISPLAY.

- 4-125. Purpose. The seven tests shown on this display check the statistics interrupt controller U63 and the programmable event counter U60, time counter U61, and sequence counter U62. Each counter has several SOURCE and GATE inputs, and several OUT outputs.
- 4-126. Under software control, the counters are initialized, and configured to count transitions on a SOURCE input and produce an active OUT after a specified count. The context state flip-flop U56 sends count enable signals to the counters. The active OUT results in an interrupt to interrupt controller U63, which, in turn, sends an IRQ interrupt to the microcontroller.




Figure 4-13. Statistics Test Display

- 4-127. Running the Statistics Test. To view this test display, begin with the Total PV Display (figure 4-3). Position the highlight line over 'Statistics' and then press the <disp\_test> softkey. Next, press the <start> softkey to begin the test. The test continues to run until a softkey is pressed. Each iteration takes less than 1 second.
- 4-128. Reading the Statistics Test Results. The # Failures column shows the total number of errors detected during the test. Each error code in the present column represents a single failure encountered during the last iteration. The cumulative error code represents the sum of all errors detected during the test. Cumulative error codes that differ from error codes in the results column indicate multiple, or intermittent errors. When the error codes are the same, the errors are systematic.

4-17	11 P	JTFR	RUPT	CONTR	OLI	FR	RESET
T 1 2		<b>VIII</b>		CONTR	$\mathbf{v}_{\mathbf{I}}$	/L/I	KLOLI

- 4-130. How. Three test steps are performed in the sequence described below.
  - 1. After interrupt controller U63 is initialized, the internal interrupt register is read; it should be zero.
  - 2. Signal H/CONERR is brought high and the interrupt request register is read; H/DATA6 should be high.
  - 3. On the same read of the interrupt request register, H/TOOFAST is checked; H/DATA7 should be low.
- 4-131. Results. The error bits are decoded as follows.

Interrrupt Controller Reset.....xxx =

Bits Test Step in Error

000 None

-1- 2

1-- 3

## 4-132. INTERRUPT RESPONSE.

- 4-133. How. Two test steps are performed in the sequence described below.
  - 1. Processor U33-3 IRQ interrupt is enabled and an IR6 interrupt is sent to controller U63. An IRQ interrupt service routine should be executed by processor U33.
  - 2. All interrupts coming into interrupt controller U63 are masked out. Processor U33-3 IRQ interrupts are enabled and an IR6 interrupt is sent to the controller. An IRQ interrupt routine should not be executed.
- 4-134. Results. The error bits are decoded as follows.

Interrrupt Response....xx =

Bits Test Step in Error

00 None

-1 1

1 - 2

### 4-135. TIME COUNTER CONTROL.

- 4-136. How. Eleven test steps are performed on time counter U61, in the sequence described below. In each test step, 25MHz is the counting source.
  - 1. Count SOURCE 1 with no gating; H/RUN held high. Causes active OUT 3 and interrupt IR 4.
  - 2. Count SOURCE 1 with no gating; H/RUN held high. Causes active OUT 5 and interrupt IR 5.
  - 3. Count SOURCE 1 with no gating; H/RUN is held low. The result is an inactive OUT 5 and no interrrupt IR 5.
  - 4. Count SOURCE 1, with gating on GATE 3; GATE 3 is held low; H/RUN is held high. The result is an inactive OUT 3 and no interrupt IR4.
  - 5. Count SOURCE 1, with gating on GATE 3; GATE 3 is held high; H/RUN is held high. The result is an active OUT\_3 and interrupt IR4.
  - 6. Count SOURCE 2, with no gating; H/RUN and H/GATE B are held high. Causes active OUT 5 and interrupt IR 5.
  - 7. Count SOURCE 2, with no gating; H/RUN is held high; H/GATE B is held low. The result is an inactive OUT 5 and no interrupt IR 5.
  - 8. Count SOURCE 3, with no gating; H/RUN and H/GATE B are held high. Causes an active OUT 5 and interrupt IR 5.
  - 9. Count SOURCE 4, with no gating; H/RUN and H/GATE A are held high. Produces an active OUT 5 and interrupt IR 5.
  - 10. Count SOURCE 4, with no gating; H/RUN is held high; H/GATE A is held low. Causes an inactive OUT 5 and no interrupt IR6.
  - 11. Count SOURCE 5 with no gating; H/RUN and H/GATE A are held high. Produces an active OUT 5 and interrupt IR6.
- 4-137. Results. The error bits are decoded as follows.

Time Counter Control....xxxxxxxxxx =

Bits	Test Step in Error
00000000000	None
1	1
1-	2
1	3
1	4
1	5
1	6
1	7
1	8
1	9
-1	10
1	11

# 4-138. EVENT COUNTER CONTROL.

- 4-139. How. Nine test steps are performed on event counter U60, in the sequence described below. In each test step H/PHASE 5 is the counting source.
  - 1. Count SOURCE 1, with no gating. Produces an active OUT 3 and an interrupt IR 2.
  - 2. Count SOURCE 1, with no gating. Produces an active OUT 5 and an interrupt IR 3.
  - 3. Count SOURCE 1, with high GATE\_3. Produces an active OUT 3 and an interrupt IR2.
  - 4. Count SOURCE 2, with no gating; H/GATE B is held high. Produces an active OUT 5 and an interrupt IR 3.
  - 5. Count SOURCE 2, with no gating; H/GATE B is held low. Produces inactive OUT 5 and no interrupt IR 3.
  - 6. Count SOURCE 3, with no gating; H/GATE B is held high. Produces an active OUT 5 and an interrupt IR 3.
  - 7. Count SOURCE 4, with no gating. Produces an active OUT 5 and an IR3. GATE\_A should be high.
  - 8. Count SOURCE 4 with no gating and low GATE\_A. Produces inactive OUT 5 and no IR 3.
  - 9. Count SOURCE 5 with no gating; H/GATE A is held high. Produces an active OUT 5 and an interrupt IR3.
- 4-140. Results. The error bits are decoded as follows.

Event Counter Control.....xxxxxxxx =

Bits	Test Step in Error
Bits  00000000011111	-
1	8 9

# 4-141. TIME SEQUENCE CONTROL.

- 4-142. How. Eleven test steps are performed on sequence counter (SC) U62, in the order described below. All test steps are performed with time counter U61 counting SOURCE 1; and SC U62 using time-counter OUT 1 as the counting source. Signal H/RUN is held high in all test steps.
  - 1. With no gating; yields an active SC OUT 1 and interrupt IR 1.
  - 2. With no gating, yields an active SC OUT 2 and interrupt IR 0.
  - 3. With no gating, yields an active SC OUT 3 and interrupt IR 3.
  - 4. With no gating, yields an active SC OUT 4 and interrupt IR 4.
  - 5. With no gating, yields an active SC OUT 5 and interrupt IR 5.
  - 6. Starting SC counting on negative edge of GATE 1. No edge is sent, producing an inactive OUT 1 and no interrupt IR 1.
  - 7. Starting SC counting on negative edge of GATE 1. An edge is sent, producing an active OUT 1 and interrupt IR1.
  - 8. Starting SC counting on a high GATE 2. A low on GATE 2 produces an inactive OUT 2 and interrupt IR 0.
  - 9. Starting SC counting on a high GATE 2. A high on GATE 2 produces an active OUT 2 and interrupt IR 0.
  - 10. Starting SC counting on a high GATE 3. A low on GATE 3 produces an inactive OUT 3 and interrupt IR 3.
  - 11. Starting SC counting on a high GATE 3. A high on GATE 3 produces an active OUT 3 and interrupt IR 3.
- 4-143. Results. The error bits are decoded as follows.

Time Sequence Control...xxxxxxxxxx =

Bits	Test Step in Error
00000000000	None
1	1
1-	2
1	3
1	4
1	5
1	6
1	7
1	8
1	9
-1	10
1	11

# 4-144. EVENT SEQUENCE COUNTER.

4-145. How. Five test steps are performed on sequence counter (SC) U62, in the order described below. All test steps are performed with the event U60 counting SOURCE\_1 and SC U62 counting event-counter OUT\_1. Signal H/PHASE 5 is the counting source in all tests.

- 1. With no gating, yields an active SC OUT 2 and no interrupt IR1.
- 2. Starting SC counting on active high GATE 4. A low GATE 4 produces an inactive OUT 4 and no interrupt IR4.
- 3. Starting SC counting on active high GATE 4. A high GATE 4 produces an active OUT 4 and interrupt IR4.
- 4. Starting SC counting on active high GATE 5. A low GATE 5 produces an inactive OUT 5 and no interrupt IR 5.
- 5. Starting SC counting on active high GATE 5. A high GATE 5 produces an active OUT 5 and interrupt IR 5.

#### 4-146. Results. The error bits are decoded as follows

Event Sequence Counter.....xxxxx =

Bits Test Step in Error

00000 None
---1 1
---1 2
--1-- 3
-1--- 4
1---- 5

### 4-147. COUNTER ERROR RESPONSE.

- 4-148. How. Four test steps are performed in the order described below.
  - 1. Signal H/OVERFLOW (U7-5) is brought low and the H/TRIGGER flag is reset. H/TRIGGER (U23-9) is read and should be low.
  - 2. The H/TRIGGER flag is set via decoder U24-12. H/TRIGGER is read and should be high.
  - 3. The H/TRIGGER flag is reset via decoder U24-10. The H/TRIGGER flag is then clocked via NOR gate U8-3. H/TRIGGER is read and should be high.

- 4. Signal H/OVERFLOW is brought low, the H/RUN flag is set, and the H/TRIGGER flag is reset. Then H/OVERFLOW is brought high, clocking the H/TRIGGER flag. H/TRIGGER is read and should be high.
- 4-149. Results. The error bits are decoded as follows.

Counter Error Response.....xxxx =

Bits Test Step in Error

0000 None

---1 1

--1- 2

-1-- 3

1--- 4

# 4-150. STATISTICS TEST TROUBLESHOOTING.

4-151. Do not attempt to troubleshoot the statistics test until the mainframe / analyzer interface test, the data acquisition test; and time, event, and sequence counter test have been successfully completed. Instructions in the preceding Results paragraphs provide information on how to determine which component is suspect.

### 4-152. SIGNATURE ANALYSIS - LOOP E.

4-153. Connect the signature analyzer as directed for SA Loop E, in Appendix E. The data acquisition test provides the stimulus and must be running when signatures are taken. Reference schematics 6 and 7 in Section VIII. Check the components in the event, time, and sequence counter circuitry, and the toofast and trigger control logic.

Schematic 6, check: U60, U61, U62, U63, U64, U70, U78, U79, U80, U81, U82, U83, U84, U85.

Schematic 7, check: U5, U8, U19, U23.

#### 4-154. INTER-MODULE BUS TEST DISPLAY.

4-155. Purpose. The test shown on this display checks the analyzer status latch U7, TTL-to-ECL converter U1, active terminator U2, and the ECL-to-TTL converter U3. When no card with IMB capabilites is present in the card cage, this test does not appear.




Figure 4-14. Inter-Module Bus Test Display

- 4-156. Running the Inter-Module Bus Test. To view this test display, begin with the Total PV Display (figure 4-3). Position the highlight line over 'Inter-Module Bus' and then press the <disp\_test> softkey. Next, press the <start> softkey to begin the test. The test continues to run until a softkey is pressed. Each iteration takes less than 1 seconds.
- 4-157. Reading the Inter-Module Bus Test Results. The # Failures column shows the total number of errors detected during the test. Each error code in the present column represents a single failure encountered during the last iteration. The cumulative error code represents the sum of all errors detected during the test. Cumulative error codes that differ from error codes in the results column indicate multiple, or intermittent errors. When the error codes are the same, the errors are systematic.
- 4-158. Test results are invalid, unless the software performance analyzer inter-module bus is connected by an IMB cable to the option card selected for IMB stimulus.

4-1	59.	<b>IMB</b>	<b>MASTER</b>	ENABLE.
-----	-----	------------	---------------	---------

- 4-160. How. Two test steps are performed in the sequence described below.
  - 1. The analyzer is configured to drive EL/ME high and the external module reads EL/ME; it should be high. The analyzer is then configured to drive EL/ME low and the external module reads EL/ME (U1-3); it should be low.
  - 2. The analyzer is put into the IMB default mode and the external module reads EL/ME; it should be high.
- 4-161. Results. The error bits are decoded as follows.

IMB Master Enable .....xx =

Bits Test Step in Error

00 None

-1 1

1- 2

- 4-162. IMB TRIGGER ENABLE.
- 4-163. How. Two test steps are performed in the sequence described below.
  - 1. The analyzer is configured to drive EL/TE high and the external module reads EL/TE; it should be high. The analyzer is then configured to drive EL/TE low and the external module reads EL/TE (U1-12); it should be low.
  - 2. The analyzer is put into the IMB default mode and the external module reads EL/TE; it should be high.
- 4-164. Results. The error bits are decoded as follows.

IMB Trigger Enable .....xx =

Bits Test Step in Error

00 None

-1

1- 2

### 4-165. IMB TRIGGER.

- 4-166. How. Two test steps are performed in the sequence described below.
  - 1. The analyzer is configured to drive EH/TR high and the external module reads EH/TR; it should be high. The analyzer is then configured to drive EH/TR low and the external module reads EH/TR (U1-14); it should be low.
  - 2. The analyzer is put into the IMB default mode and the external module reads EH/TR; it should be high.
- 4-167. Results. The error bits are decoded as follows.

IMB Trigger .....xx =

Bits Test Step in Error

00 None

-1 1

1 - 2

# 4-168. INTER-MODULE BUS TEST TROUBLESHOOTING.

4-169. Do not attempt to troubleshoot the inter-module bus test until the mainframe / analyzer interface test, the data acquisition test; the time, event, and sequence counter test; and the statistics test have been successfully completed. Instructions in the preceding Results paragraphs provide information on how to determine which component is suspect.

### 4-170. SIGNATURE ANALYSIS - LOOP F.

4-171. Connect the signature analyzer as directed for SA Loop F, in Appendix F. The data acquisition test provides the stimulus and must be running when signatures are taken. Reference schematic 7 in Section VIII. Check the flip- flops, gates, and TTL/ECL converters in the IMB and control circuits.

Schematic 7, check: U1, U3, U5, U7, U8, U17, U18, U20, U22, U23.

# 4-172. SOFTWARE PERFORMANCE ANALYZER STIMULUS TEST.

4-173. The software performance analyzer stimulus test is not part of the software performance analyzer PV and cannot be run or viewed while the analyzer PV is running. The analyzer stimulus test is part of emulation software and an emulator must be installed before the test can be executed. Perform all other emulator tests before executing the analyzer stimulus test, or the stimulus test results may be invalid.

#### NOTE

Do not proceed until all software performance analyzer PV tests have been successfully run. When any of the tests fail, results of the analyzer stimulus test may be invalid.

When running emulation PV, different emulators may display different names for this test, such as analysis test, analyzer stimulus, etc. Test procedures are the same regardless of name.

- 4-174. To execute the analyzer stimulus test proceed as follows.
  - a. Exit the software performance analyzer PV.
  - b. Make certain an emulator is installed. If necessary, refer to the emulator manual for installation instructions.
  - c. With the operating system initialized and awaiting a command, enter:

# option\_test [RETURN]

d. The PV now displays a directory of the installed option boards and their card slot numbers. Locate the card slot of the emulator and enter the slot number. For example, if the emulator controller is in slot 9 of the card cage, enter:

### 9 [RETURN]

- e. When the software performance analyzer is the only analysis option in the card cage, the next display shows the emulation tests that can be performed. Position the highlight line over the analyzer stimulus test and press the <disp\_test> softkey.
- f. When the software performance analyzer is not the only analysis option in the card cage, the display prompts

### Select analyzer for test

Enter the card slot of the software performance analyzer; the next display shows the emulator tests that can be performed. Position the highlight line over analyzer stimulus test, and press the <disp test> softkey.

#### 4-175. ANALYZER STIMULUS TEST DISPLAY.

4-176. Purpose. The tests shown on this display check the emulation bus address latches U12-14, and address range comparators U27-32 and U42-47. The comparator selection circuitry U40, 54, 55, 67 and comparator decoding circuitry U26 and U41 are checked. Also tested are the emulation status bus latch U49 and part of the arming circuit U7 and U20.




Figure 4-15. Analyzer Stimulus Test Display

- 4-177. Running the Analyzer Stimulus Test. Begin the emulator PV as directed on the previous page. To view this test display, position the highlight line over 'Analyzer Stimulus' and then press the <disp\_test> softkey. Next, press the <start> softkey to begin the test. The test continues to run until a softkey is pressed. Each iteration takes approximately 5 seconds, depending upon the emulator used.
- 4-178. Reading the Analyzer Stimulus Test Results. The # Failures column shows the total number of errors detected during the test. Each error code in the present column represents a single failure encountered during the last iteration. The cumulative error code represents the sum of all errors detected during the test. Cumulative error codes that differ from error codes in the results column indicate multiple, or intermittent errors. When the error codes are the same, the errors are systematic.

4-179. How. The emulator calls a program that toggles all bits on the emulation bus. Two lists are passed to the analyzer software; one, a list of memory addresses used in the program, and two, a list of status codes generated during the program. Analyzer comparators 1 and 2 are configured to count the memory address occurrences and the emulator is released to loop continuously through the program. When both comparators successfully count occurrences of the expected addresses, the analyzer checks to see that all expected status codes are received. Components tested are shown below.

#### 4-180. PERFORMANCE ANALYSIS.

4-181. Results. This display line is a summary of the emulator address bus test, the status bus test, and some individual tests. Each comparator is tested separately. When both fail, it is likely that the emulator is not operating correctly, or signal L/ANAL is not toggling correctly. The error bits are decoded as follows.

# Performance Analysis xxxxxxxxxx =

Bits	Error
00000000000	None
01 10	Comparator 1, address test summary OK. no addresses counted. some addresses counted, but not all. only invalid addresses counted.
01 10	Comparator 2, address test summary OK. no addresses counted. some addresses counted, but not all. only invalid addresses counted.
1	Decoder test, comparators 1 and 2 OK. U26 pin 1 or 10 or 13 held high. U41 pin 1 or 4 or 10 held high.
1	Pull-up resistor test, OK. one of U27 through U32 pin 1 held low. one of U42 through U47 pin 1 held low.
1	Arming test, U7 and U20 OK. U20 pin 6 high, or U7 pin 12 low. U20 pin 8 high, or U7 pin 9 low.
	Status qualifier test OK. Status qualifier test failed.

### 4-182. EMULATION ADDRESS BUS.

4-183. Results. Correct operation is indicated by an OK message. Incorrect operation can produce two different error messages. Each comparator is tested separately; thus, when both fail, it is likely that the emulator is not operating correctly, or signal L/ANAL is not toggling correctly. The error messages are as follows.

a. Cannot count any address!

Comparator circuitry is unable to count any of the expected addresses.

b. Cannot count address = 000032H!

Can count address = 000004H

In this example, the list of expected addresses is checked and 32H is the first address not found. Location 4H is the first address which was found.

### 4-184. EMULATION STATUS BUS.

4-185. How. When both comparators are successfully tested, the emulation status bus L/ES0-7 is tested. This is done by checking simultaneously for an expected address and its associated emulator processor status code. When both the address and status code cannot be identified, an error is recorded.

### 4-186. Results.

a. Status qualifier faulty!

The expected address has been found but the status code associated with the address is not the expected code.

b. Not tested because of Emulation Address Bus Failure!

The emulation address bus test has failed. No status bus test has been performed.

#### 4-187. ANALYZER STIMULUS TEST TROUBLESHOOTING.

- 4-188. Do not attempt to troubleshoot the analyzer stimulus test until all the software performance analyzer PV tests have been successfully completed. Instructions in the preceding Results paragraphs provide information on how to determine which component is suspect.
- 4-189. When the message shown below appears, there is complete failure of both comparator circuits. Check the cabling first, then check for an active L/ANAL. See schematic 3. Check U21-13; it should be toggling. See schematic 7.

Cannot count any address!

4-190. SIGNATURE ANALYSIS - LOOP G. Connect the signature analyzer as directed for SA Loop G, in Appendix G. Reference schematics 3, 4 and 7 in Section VIII. Check the components in the comparator circuits.

Schematic 3, check: U27, U28, U29, U30, U31, U32.

4-191. The signatures are valid whether or not the emulation bus cables are connected. This is because the signature stimulus is provided by the microcontroller, and only control bit signatures are checked. Address lines are stimulated by the emulator, which runs asynchronously to the analyzer.

## **NOTE**

In normal operation, comparators U27 - U32, and U42 - U47 run hot.

# SECTION V

# **ADJUSTMENTS**

There are no adjustments on the Model 64310A Software Performance Analyzer.

#### **SECTION VI**

### REPLACEABLE PARTS

#### 6-1. INTRODUCTION.

6-2. This section contains information for ordering parts for the Model 64310A Software Performance Analyzer. Table 6-1 lists abbreviations used in the parts list and throughout the manual. Table 6-2 lists all replaceable parts in reference designator order. Table 6-3 contains the names and addresses that correspond to the manufacturers' five digit code numbers.

#### 6-3. ABBREVIATIONS.

6-4. Table 6-1 lists abbreviations used in the parts list, the schematics and throughout the manual. In some cases, two forms of the abbreviation are used: one, all in capital letters, and one partial or no capitals. This occurs because the abbreviations in the parts list are always capitals. However, in the schematics and other parts of the manual, other abbreviation forms are used with both lowercase and uppercase letters.

#### 6-5. REPLACEABLE PARTS.

- 6-6. Table 6-2, the replaceable parts list, is organized as follows:
  - a. Chassis mounted parts in alphanumerical order by reference designator.
  - b. Electrical assemblies and their components in alphanumerical order by reference designator.
  - c. Miscellaneous parts.
- 6-7. The total quantity for each part is given only once, at the first appearance of the part number in the list. The information given for each part consists of the following.
  - a. The Hewlett-Packard part number and the check digit.
  - b. The total quantity (Qty) in the instrument.
  - c. The description of the part.
  - d. A five digit code that indicates the manufacturer.
  - e. The manufacturer's part number.

### 6-8. ORDERING INFORMATION.

- 6-9. To order a part listed in the replaceable parts table, quote the Hewlett-Packard part number and check digit, indicate the quantity required, and address the order to the nearest Hewlett-Packard office.
- 6-10. To order a part that is not listed in the replaceable parts table, include the instrument model number, instrument repair number, the description and function of the part, and the number of parts required. Address the order to the nearest Hewlett-Packard office.

### 6-11. DIRECT MAIL ORDER SYSTEM.

- 6-12. Within the USA, Hewlett-Packard can supply parts through a direct mail order system. Advantages of using the system are as follows:
  - a. Direct ordering and shipment from the HP parts center in Mountain View, California.
  - b. No maximum or minimum on any mail order. There is a minimum order amount for parts ordered through a local HP office when the orders require billing and invoicing.
  - c. Prepaid transportation. There is a small handling charge on each order.
  - d. No invoices to provide these advantages, a check or money order must accompany each order.
- 6-13. Mail order forms and specific ordering information are available through your local HP office. Addresses and phone numbers are located at the back of this manual.

### 6-14. EXCHANGE ASSEMBLIES

6-15. Exchange assemblies are available from the HP Corporate Parts center on a trade in basis. These exchange assemblies, are listed in Table 6-2.




Figure 6-1. Component Locator

Table 6-1. Reference Designators and Abbreviations

			REFERENC	E DESIGNAT	ORS		
A	= assembly	F	= fuse	MP	= mechanical part	U	= integrated circuit
В	= motor	FL	= filter	P	= plug	٧	= vacuum, tube, neor
вт	= battery	IC	= integrated circuit	Q	= transistor		bulb, photocell, etc
С	= capacitor	J	= jack	R	= resistor	VR	= voltage regulator
CP	= coupler	K	= relay	RT	= thermistor	w	= cable
CR	= diode	L	= inductor	s	= switch	x	= socket
DL	= delay line	LS	= loud speaker	Ť	= transformer	Y	= crystal
DS	= device signaling (lamp)	M	= meter	ТВ	= terminal board	Z	= tuned cavity netwo
E	= misc electronic part	MK	= microphone	TP	= test point	_	,
			ABBF	REVIATIONS			
A	= amperes	н	= henries	N/O	= normally open	RMO	= rack mount only
AFC	<ul> <li>automatic frequency control</li> </ul>	HDW	= hardware	NOM	= nominal	RMS	= root-mean square
AMPL	= amplifier	HEX	= hexagonal	NPO	= negative positive zero	RWV	= reverse working
		HG	= mercury		(zero temperature		voltage
BFO	= beat frequency oscillator	HR	= hour(s)		coefficient)		
BE CU	= beryllium copper	HZ	= hertz	NPN	= negative-positive-	S-B	= slow-blow
ВН	= binder head				negative	SCR	= screw
BP	= bandpass			NRFR	= not recommended for	SE	= selenium
BRS	= brass	IF	= intermediate freq		field replacement	SECT	= section(s)
BWO	= backward wave oscillator	IMPG	= impregnated	NSR	= not separately	SEMICON	= semiconductor
		INCD	= incandescent		replaceable	SI	= silicon
CCW	= counter-clockwise	INCL	= include(s)		•	SIL	= silver
CER	= ceramic	INS	= insulation(ed)	OBD	= order by description	SL	= slide
СМО	= cabinet mount only	INT	= internal	ОН	= oval head	SPG	= spring
COEF	= coeficient	-	******	ox	= oxide	SPL	= special
COM	= common	K	= kilo=1000			SST	= stainless steel
COMP	= composition		*===			SR.	= split ring
COMPL	= complete	LH	= left hand	P	= peak	STL	= steel
CONN	= connector	LIN	= linear taper	PC	= printed circuit	3.2	2.30.
CP	= cadmium plate	LK WASH	= lock washer	PF	= picofarads= 10-12	TA	= tantalum
CRT	= cathode-ray tube	LOG	= logarithmic taper	• • •	farads	TD	= time delay
CW	= clockwise	LPF	= low pass filter	PH BRZ	= phosphor bronze	TGL	= toggle
	5.00		.on pass inter	PHL	= phillips	THD	= thread
DEPC	= deposited carbon	м	= milli=10-3	PIV	= peak inverse voltage	TI	= titanium
DEFC	= drive	MEG	= meg=106	PNP	= peak inverse voltage = positive-negative-	TOL	= tolerance
J.1	diive	MET FLM	= metal film	FINE	positive-negative-	TRIM	= trimmer
ELECT	= electrolytic	MET OX	= metallic oxide	P/O	= part of	TWT	= trimmer = traveling wave tube
ENCAP	= encapsulated	MFR	= manufacturer	POLY	= polystyrene	1 ** 1	- davening wave tube
EXT	= external	MHZ	= mega hertz	PORC	= porystyrene = porcelain	U	= micro=10-6
-^'	GALGITIAI	MINAT	-	POS	•	U	- 1111010-10-0
F	= farads	MOM	= miniature	POT	= position(s)	VAD	= veriable
r FH	= farads = flat head	MOS	= momentary	PP	= potentiometer	VAR	= variable
FIL H			= metal oxide substrate		= peak-to-peak	VDCW	= dc working volts
	= fillister head	MTG	= mounting	PT	= point	144	
FXD	= fixed	MY	= "mylar"	PWV	= peak working voltage	<b>W</b> /	= with
_	(100)					w	= watts
G OF	= giga (109)	N	= nano (10-9)	RECT	= rectifier	wiv	= working inverse
GE	= germanium	N/C	= normally closed	RF	= radio frequency		voltage
GL	= glass	NE	= neon	RH	= round head or	ww	= wirewound
GRD	= ground(ed)	NI PL	= nickel plate		right hand	W/O	= without

Table 6-2. Replaceable Parts List

Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
C1 C2 C3 C4 C5	64310A 64310-66501 64310-66501 0160-5298 0160-5298 0160-5298 0160-5298	7 9 9 8 8 8 8 8	1 1 1 88	SOFTWARE PERFORMANCE ANALYZER BOARD ASSEMBLY-STATIC MODULE-NEW BOARD ASSEMBLY-STATIC MODULE-EXCHANGE CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480 28480 28480 28480	64310A 64310-66501 64310-69501 0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C6 C7 C8 C9 C10	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8 8 8 8		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C11 C12 C13 C14 C15	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8 8 8 8		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C16 C17 C18 C19 C20	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	88888		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C21 C22 C23 C24 C25	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888	·	CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C26 C27 C28 C29 C30	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8 8 8 8		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C31 C32 C33 C34 C35	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C36 C37 C38 C39 C40	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C41 C42 C43 C44 C45	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C46 C47 C48 C49 C50	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C51 C52 C53 C54 C55	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8 8 8		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C56 C57 C58 C59 C60	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C61 C62 C63 C64 C65	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8 8 8 8	-	CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C66 C67 C68 C69 C70	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC NOT LOADED NOT LOADED CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C71 C72 C73 C74 C75	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
<u> </u>	4					

See introduction to this section for ordering information

Table 6-2. Replaceable Parts List (Cont'd)

Reference	HP Part	С		e 6-2. Replaceable Parts List (Cor	Mfr	BAC. D. ABI . I
Designation Designation	Number	D	Qty	Description	Code	Mfr Part Number
C76 C77 C78 C79 C80	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888	′	CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC	29480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C81 C82 C83 C84 C85	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298	8888		CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 28480 28480	0160-5298 0160-5298 0160-5298 0160-5298 0160-5298
C86 C87 C88 C89 C70	0160-5298 0160-5298 0160-5298 0180-0229 0160-5298	8 8 7 8	2	CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR FXD CER .01UF 100VDC CAPACITOR-FXD 33UF+-10% 100VDC TA CAPACITOR FXD CER .01UF 100VDC	28480 28480 28480 56289 28480	0160-5298 0160-5298 0160-5298 1500336X9010B2 0160-5298
C91 C92	0180-0229 0160-5298	7 8		CAPACITOR-FXD 33UF+-10% 10VDC TA CAPACITOR FXD CER .01UF 100VDC	56289 28480	150D336X9010B2 0160-5298
CR1 CR2 CR3	1990-0652 1990-0652 1990-0652	8 8	3	LED-LAMP ARRAY LUM-INT=200UCD IF=5MA-MAX LED-LAMP ARRAY LUM-INT=200UCD IF=5MA-MAX LED-LAMP ARRAY LUM-INT=200UCD IF=5MA-MAX	28480 28480 28480	1990-0652 1990-0652 1990-0652
MP1 MP2 MP3 MP4 MP5	64310-85001 64310-85002 1480-0116 1480-0116 7124-0271	4 5 8 8	1 1 2	EXTRACTOR,'64310A' EXTRACTOR,'5W-PERF' PIN-GRV .062-IN-DIA .25-IN-LG STL PIN-GRV .062-IN-DIA .25-IN-LG STL LABEL-ORANGE DOT	28480 28480 28480 28480 85 <b>4</b> 80	64310-85001 64310-85002 1490-0116 1480-0116 GD25 TAPE B-810-OR
R1 R2 R3	0757-0280 0757-0280 0757-0280	3 3 3	3	RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100	24546 24546 24546	C41/8-T01001F C41/8T01001F C41/8-T01001F
RP1 RP2 RP3 RP4 RP5	1810-0280 1810-0280 1810-0280 1810-0280 1810-0280	8888	8	NETWORK-RES 10-SIP10.0K OHM X 9	01121 01121 01121 01121 01121	210A103 210A103 210A103 210A103 210A103
RP6 RP7 RP8	1810-0280 1810-0280 1810-0280	8		NETWORK-RES 10-SIP10.0K OHM X 9 NETWORK-RES 10-SIP10.0K OHM X 9 NETWORK-RES 10-SIP10.0K OHM X 9	01121 01121 01121	210A103 210A103 210A103
SU34	3101-2102	6	1	DIP ROCKER SWITCH	28480	3101-2102
TP1 TP2 TP3 TP4 TP5	0360-0535 0360-0535 0360-0535 0360-0535 0360-0535	0 0 0		TERMINAL TEST POINT PCB	00000 00000 00000 00000	ORDER BY DESCRIPTION
TP6 TP7 TP8 TP9 TP10	0360-0535 0360-0535 0360-0535 0360-0535 0360-0535	0 0 0		TERMINAL TEST POINT PCB	00000 00000 00000 00000	ORDER BY DESCRIPTION
TP 11	0360-0535	0		TERMINAL TEST POINT PCB	00000	ORDER BY DESCRIPTION
U1 U1 U3 U4 U5	1820-1173 1820-2359 1820-1052 1813-0193 1820-1917	1 7 5 8 1	1 1 1 1 4	IC XLTR ECL TTL-TO-ECL QUAD 2-INP IC MISC ECL 14-INP IC XLTR ECL ECL-TO-TTL QUAD 2-INP DEL LINE 200NS IC BFR TTL LS LINE DRVR OCTL	04713 07263 04713 07393 01295	MC10124L F10014PC MC10125L TTLDM-200 SN74LS240N
U6 U7 U8 U9 U10	1820-1997 1820-1997 1820-2684 1820-1997 1820-2102	7 1 7 8	12 3 1	IC FF TTL LS D-TYPE POS-EDGE-TRIG PRIIN IC FF TTL I.S D-TYPE POS-EDGE-TRIG PRL-IN IC GATE TTL F NAND QUAD 2-TNP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC LCH TTL LS D-TYPE OCTL	01295 01295 07263 01295 01295	SN74L S324N SN74LS374N 74F00PC SN74LS374N SN74LS373N
U11 U12 U13 U14 U15	1816-1308 1820-1997 1820-1997 1820-1997 1820-2686	57773	1	IC-93L422 PC IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC GATE TTL F AND QUAD 2-INP	07263 01295 01295 01295 01295	93L422PC SN74L5374N SN74L5374N SN74L5374N 74F08PC
U16 U17 U18 U19 U20	1820-2686 1820-0682 1820-2689 1820-1203 1820-2684	3 5 6 8 1	2 1 1	IC GATE TTL F AND QUAD 2-INP IC GATE TTL S NAND QUAD 2-INP IC GATE TTL F NAND DUAL 4-INP IC GATE TTL LS AND TPL 3-INP IC GATE TTL LS AND TPL 3-INP IC GATE TTL F NAND QUAD 2-INP	07263 01295 07263 01295 07263	74F08PC SN74S03N 74F20PC SN74LS11N 74F00PC
U21 U22 U23 U24 U25	1820-2685 1820-0629 1820-0629 1820-1240 1820-1624	2 0 0 3 7	5 5 7 1	IC GATE TTL F NOR QUAD 2-INP IC FF TTL S J-K NEG-EDGE-TRIG IC FF TTL S J-K NEG-EDGE-TRIG IC DCDR TTL S 3-TO-B-LINE 3-INP IC BFR TTL S OCTL 1-INP	07263 01295 01295 01295 01295	74F02PC SN74S112N SN74S112N SN74S13BN SN74S13BN SN74S241N

Table 6-2. Replaceable Parts List (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U26 U27 U28 U29 U30	1820-2685 1820-2899 1820-2899 1820-2899 1820-2899	0000	12	IC GATE TTL F NOR QUAD 2-INP IC-74AS885 IC-74AS885 IC-74AS885 IC-74AS885	07263 28480 28480 28480 28480	74F02PC 1820-2899 1820-2899 1820-2899 1820-2899
U31 U32 U33 U35 U36	1820-2899 1820-2899 1820-2770 64310-80000 1818-1611	0 0 6 3 7	1 1 3	IC-74AS885 IC-74AS885 IC-UP 68B09L EFROM,BOOT IC HM6116P-3	28480 28480 28480 28480 54013	1820-2899 1820-2899 1820-2770 64310-80000 HM6116P-3
U37 U38 U39 U40 U41	1818-1611 1818-1611 1820-2206 1820-0683 1820-2685	7 7 3 6 2	2	IC HM6116P-3 IC HM6116P-3 IC HISC TTL LS IC INV TTL S HEX 1-INP IC GATE TTL F NOR QUAD 2-INP	\$4013 \$4013 01295 01295 07263	HM6116P-3 HM6116P-3 SN74LS640N SN74S04N 74F02PC
U42 U43 U44 U45 U46	1820-2899 1820-2899 1820-2899 1820-2899 1820-2899	0 0 0		IC-74AS885 IC-74AS885 IC-74AS885 IC-74AS885 IC-74AS885	28480 28480 28480 28480 28480	1820-2899 1820-2899 1820-2899 1820-2899 1820-2899
U47 U48 U49 U50 U51	1820-2899 1820-1633 1820-1633 1820-1416 1820-1240	0 8 8 5 3	5	IC-74AS885 IC BFR TTL S INV OCTL 1-INP IC BFR TTL S INV OCTL 1-INP IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC DCDR TTL S 3-TO-8-LINE 3-INP	28480 01295 01295 01295 01295	1820-2899 SN745240N SN745240N SN74LS14N SN745138N
U52 U53 U54 U55 U56	1820-2685 1820-1276 1820-1240 1820-0683 1820-2696	S 10 10 10 10 10 10 10 10 10 10 10 10 10	1	IC GATE TTL F NOR QUAD 2-INP IC SHF-RSTR TTL LS R-S PRL-IN PRL-OUT IC DCDR TTL S 3-TO-8-LINE 3-INP IC INV TTL S HEX 1-INP IC FF TTL F D-TYPE POS-EDGE-TRIG COM CLK	07263 01295 01295 01295 01295	74F02PC SN74LS194AN SN74S138N SN74S04N 74F175PC
U57 U58 U59 U60 U61	1820-1112 64310-80003 1820-1997 1820-2604 1820-2604	8 6 7 5 5	4 1 3	IC FF ITL LS D-TYPE POS-EDGE-TRIG LOGIC ARRAY, MEASUREMENT CONTEXT2 IC FF ITL LS D-TYPE POS-EDGE-TRIG PRL-IN IC NMOS 16-BIT IC NMOS 16-BIT	01295 28480 01295 34335 34335	SN74LS74AN 64310-80003 SN74LS374N AM9513CC AM9513CC
U62 U63 U64 U65 U66	1820-2604 1820-2601 1820-2654 1820-1197 1820-1197	5050	1 1 2	IC NMOS 16-BIT IC-8259A IC MUXR/DATA-SEL TTL F 2-TO-1-LINE QUAD IC GATE TTL LS NAND QUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP	34335 28480 07263 01295 01295	AM9513CC 1820-2601 74F157PC SN74LS00N SN74LS00N
U67 U68 U69 U70	1820-1240 1820-2696 1820-1240 1820-2206	3 5 3 3		IC DCDR TTL S 3-TO-8-LINE 3-INP IC FF TTL F D-TYPE POS-EDGE-TRIG COM CLK IC DCDR TTL S 3-TO-8-LINE 3-INP IC MISC TTL LS NOT LOADED	01295 07263 01295 01295	SN74S13BN 74F175PC SN74S13BN SN74LS640N
U72 U73 U7 <b>4</b> U75 U76	1820-1997 1820-1997 1820-1917 1820-1917 64310-80002	7 7 1 1 5	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC BFR TTL LS LINE DRVR OCTL IC BFR TTL LS LINE DRVR OCTL LOGIC ARRAY,MEASUREMENT CONTEXT1	01295 01295 01295 01295 28480	SN74LS374N SN74LS374N SN74LS240N SN74LS240N 64310-80002
U77 U78 U79 U80 U81	1820-1416 1820-1112 1820-1112 1820-0629 1820-0629	5 8 0 0		IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL S J-K NEG-EDGE-TRIG IC FF TTL S J-K NEG-EDGE-TRIG	01295 01295 01295 01295 01295	SN74LS14N SN74LS74AN SN74LS74AN SN74S112N SN74S112N
U82 U83 U84 U85 U86	1820-0629 1820-2684 1820-2685 1820-1240 1820-1997	0 1 2 3 7		IC FF TTL S J-K NEG-EDGE-TRIG IC GATE TTL F NAND QUAD 2-TNP IC GATE TTL F NOR QUAD 2-INP IC DCDR TTL S 3-TO-8-LINE 3-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN	01295 07263 07263 07263 01295 01295	SN74S112N 74F00PC 74F02PC 5N74S13BN SN74LS374N
U87 U88 U89 U90 U91	1820-1997 1820-1997 1820-1917 1820-1240 64310-80001	7 7 1 3 4	1	IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC BFR TTL LS LINE DRVR OCTL IC DCDR TTL S 3-TO-B-LINE 3-INP LOGIC ARRAY,MAINFRAME CONTROL	01295 01295 01295 01295 01295 28480	SN74LS374N SN74LS374N SN74LS240N SN74S138N 64310-80001
U92 U93	1820-1112 1820-0682	8		IC FF TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL S NAND QUAD 2-INP	01295 01295	SN74LS74AN SN74S03N
XU33 XU35 XU36 XU37 XU38	1200-0654 1200-0541 1200-0541 1200-0541 1200-0541	7 1 1 1	4 4	SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0454 1200-0541 1200-0541 1200-0541 1200-0541
XU58 XU61 XU61 XU62 XU63	1200-0553 1200-0654 1200-0654 1200-0654 1200-0553	5 7 7 7 7 5	4	SOCKET-IC 28-CONT DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 28-CONT DIP-SLDR	28480 28480 28480 28480 28480	1200-0553 1200-0654 1200-0654 1200-0654 1200-0553

Table 6-2. Replaceable Parts List (Cont'd)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
XU76 XU91 Y1	1200-0553 1200-0553 1813-0188	55	1	SOCKET-IC 28-CONT DIP-SLDR SOCKET-IC 28-CONT DIP-SLDR OSC-8.00 MHZ	28480 28480 28480	1200-0553 1200-0553 1813-0188

Table 6-3. List of Manufacturers' Codes

Mfr No.	Manufacturer Name	Address	Zip Code
S4013 00000 01121 01295 04713 07263 07393 24546 28480 34335 56289 85480	HITACHI ANY SATISFACTORY SUPPLIER ALLEN-BRADLEY CO TEXAS INSTR INC SEMICOND CHPNT DIV MOTOROLA SEMICONDUCTOR PRODUCTS FAIRCHILD SEMICONDUCTOR DIV COLSON CORP THE CORNING GLASS WORKS (BRADFORD) HEWLETT-PACKARD CO CORPORATE HQ ADVANCED MICRO DEVICES INC SPRAGUE ELECTRIC CO BRADY W H CO	TOKYO  MILWAUKEE WI DALLAS TX PHOENIX AZ MOUNTAIN VIEW CA JONESHORO AR BRADFORD PA PALO ALTO CA SUNNYVALE CA NORTH ADAMS MA MILWAUKEE WI	79 53204 75222 85008 94042 72401 16701 94304 94086 01247 53209

## **SECTION VII**

# MANUAL CHANGES

This section normally contains backdating information for models with repair numbers prior to the one shown on the title page. Because this edition includes only the first repair number, there is no backdating material.

#### SECTION VIII

#### **SERVICE**

#### 8-1. INTRODUCTION.

- 8-2. This section contains reference information for servicing the Model 64310A Software Performance Analyzer. For convenience, the schematics, component locator, and other service information are provided on foldout service sheets.
- 8-3. The following functional blocks implement the operation of the analyzer.

Block	Schematic
Development Station Interface	1
Microcontroller	2
Address Recognition	3, 4
Context Recognition	5
Statistics	6
Control and Timing	

#### 8-4. GENERAL THEORY.

- 8-5. Software performance analyzer operation is directed by the microcontroller circuit. The microcontroller consists of a 68B09 microprocessor operated at 8 MHz, 6K bytes of RAM, and 2K bytes of ROM. Software is loaded into the RAM by the development station. The only routines in the ROM are the bootstrap loading, and initial performance verification test.
- 8-6. The 68B09 microprocessor drives a fourteen bit address bus via a set of buffers. Most of the address lines are used only within the microcontroller circuitry for RAM/ROM addressing. The lowest four address bits and the eight bit data bus also go to other parts of the board. These four address bits and the data bus connect all functional blocks of the board and allows direct I/O to hardware registers by way of decoders. The I/O is memory mapped.
- 8-7. Address recognition, context recognition, and statistics are done in real-time hardware to measure emulator instruction rates of up to 5 MHz. The address recognition circuit indicates if an address on the emulation bus falls within a specified range. It consists of two circuits that compare the twenty-four bit address with the upper and lower bound of a user specified range. Each comparator circuit produces the signals shown below, for a total of six comparator output bits.

Equal to upper bound. In range. Equal to lower bound.

8-8. The context recognition circuit latches eight emulation status bits. The status bits are checked with a recognition RAM and generate two qualifier bits. The qualifiers distinguish memory access types as shown below and have different bit assignments for different emulators.

Instruction fetch Memory read/write DMA cycle

- 8-9. The two qualifier bits, six comparator output bits, and measurement mode bits all go into the context recognition state machine which does all of the triggering for the operator specified address ranges, event and trace start and stop, sequences, etc. Programmable logic arrays provide the majority of the circuitry in the state machine.
- 8-10. Statistical analysis of emulation address states is performed by three AMD9513 programable counters, one for events, one for time, and one for sequence. The programable counters are gated on and off by the context recognition state machine and can collect statistics up to a maximum rate of 7 MHz. This means collection of statistics is as fast as memory cycles on the emulation bus. Time resolution is 160ns. The time reference comes from the development station 25 MHz back plane clock, and is synchronized and divided by four prior to feeding into the time counter.
- 8-11. The counters are continually building one bar on the occurrence histogram, and one bar on the time histogram. An entire histogram is built by having the 68B09 microprocessor dynamically reprogram the address recognition comparators and accumulate each bar in turn.
- 8-12. The IMB and control section interfaces the analysis clock L/ANAL and inter-module bus to the 64310A internal control signals. High speed strobe signals, H/PHASE 4 AND H/PHASE 5, cause the various acquisition registers to fire in the proper pipelined fashion. This pipelining allows a new measurement to come in while an old measurement is still being accumulated, thereby giving a 5 MHz acquistion rate, although an entire measurement cycle takes about 350 ns.
- 8-13. Performance verification circuitry is built-in to allow the 68B09 microprocessor to read/write the six comparator output bits, read the context recognition outputs, and read/write the programable counter registers. This allows the performance verification software to do extensive testing of the board.

### 8-14. DEVELOPMENT STATION INTERFACE, SCHEMATIC 1.

- 8-15. All communication between the development station and the analyzer is accomplished via a handshake method using the development station data bit 15. Whenever the development station wants to transfer data to or from the analyzer, it first checks bit 15. When bit L/D15 is clear, the development station reads or writes data from the analyzer interface latches U86, U87, and U88.
- 8-16. This process sets the H/BPCREQ interrupt to the microcontroller. The microcontroller then recognizes the interrupt and clears it. When the microcontroller is ready for the transfer, it writes its data to the output latch U88. The process of writing the data to the development station clears bit L/D15. When the microcontroller is reading data from the development station latch U87, a dummy write is done to the output latch to clear the handshake bit.
- 8-17. All of the arbitration for this communication is contained in logic array U91. Synchronization is handled by flip-flop U92 and prevents changing of the handshake bit while the development station is checking status. The development station interface handles any hard resets of the microcontroller via the L/RESET line. This line is always set true at power-up by L/POP and can be set/reset by the development station.

#### 8-18. MICROCONTROLLER, SCHEMATIC 2.

- 8-19. The heart of the microcontroller is a 68B09 microprocessor with an 8 MHz clock, 6K bytes of RAM, and 2K bytes of ROM. The microcontroller drives a negative true address bus, a positive true data bus to memory, and a negative true data bus to I/O and control. Primary address decoding is handled by decoder U51 and primary data bus driving and inversion is handled by transceiver U39.
- 8-20. The main purpose of the microcontroller is to handle the hardware configuration for measurements and to accumulate measurement data. All data for a current measurement is maintained by the microcontroller. In this way, the analyzer is able to run and acquire measurement data independent of the development station. The microcontroller recognizes two interrupts, one from the development station for data transfers, and one from the statistics section for measurement end, start, or error. The microcontroller software recognizes the source of the interrupt and acts accordingly.
- 8-21. Four-bit shift register U53 is a wait-state generator. It is enabled whenever ROM or statistics is addressed by the microprocessor. The wait-state generator is disabled whenever L/RESET is true to allow proper startup of the 68B09 from powerup. Switch SU34 is used for service, and forces an LDA instruction onto the data bus. This causes a constant toggling of the address bits, thus providing a constant stimulus for SA.

### 8-22. ADDRESS RECOGNITION, SCHEMATICS 3 AND 4.

- 8-23. The analyzer has the ability to simultaneously recognize two different, twenty-four bit emulation addresses. This is accomplished in two address range comparator circuits. Each circuit consits of six TI AS885 eight-bit comparator chips, organized in two banks of three chips. One bank is programmed for the address range upper bound, and one for the lower bound. By processing the outputs of each bank with NOR gates U26 and U41, the comparator output bits shown below are obtained.
  - a. H/COMOUT1, 4; emulation address equals upper bound.
  - b. H/COMOUT2, 5; emulation address is in range.
  - c. H/COMOUT3, 6; emulation address equals lower bound.
- 8-24. The range comparators are programmed on a byte-by-byte basis by the microcontroller. Address decoding is handled by decoders U67 and U54. The upper seven bits and the least significant bit can be placed into a don't care condition when the microcontroller writes a pattern to latch U59. The outputs of this latch enable/disable AND gates U15 and U16. This places the inputs of the range comparator into a known state. The microcontroller knows the don't care pattern and handles the addresses accordingly.

### 8-25. CONTEXT RECOGNITION, SCHEMATIC 5.

- 8-26. The context recognition section performs all real-time measurement operations. It consists of a context state machine, mode latch, emulation status bits qualifier, and data buffers.
- 8-27. The heart of this section is the context recognition state machine which consists of logic arrays U76 and U58, state feedback register U68, and state output latch U56. The state machine's registers are cleared whenever the microcontroller programs mode latch U72. The microcontroller addresses the various elements of this section through decoder U69.
- 8-28. The state machine monitors the L/COMOUT1-6 bits, the two status qualifier bits and mode latch U72. The mode latch is programmed with the measurement request code and logic array select bit. In this way, different sets of equations are selected for the requested measurement. Each logic array holds forty-eight, sixteen-term equations.
- 8-29. Flip-flop U57 monitors L/COMOUT 4 from comparator 2 to 'memorize' an event occurrence. This is needed for disable conditions because the state machine clock is paused during reprogramming of range comparator 1 for certain types of measurements. This flip-flop is enabled, disabled, and cleared by the microcontroller.
- 8-30. The state machine outputs are connected to the statistics section, and based on emulation address and status, start, stop, retrigger, and interrupt statistics accumulation.
- 8-31. The status qualifier consists of RAM U11 which recognizes patterns on the status bus. Only two of the RAM outputs, H/QUAL1,2 are used by the state machine. The RAM is programmed by the microcontroller for the type of measurement requested. The RAM occupies a 256 byte block of write address space in the microcontroller memory.
- 8-32. Three buffers and one latch are provided in this section for performance verification. Buffer U25, and latch U73 are used to provide microcontroller stimulation of the six comparator output bits. Buffer U25 disables the address recognition section from the comparator output bits. Buffer U75 allows monitoring of the comparator output bits and the status RAM outputs by the microcontroller to check operation of the state machine and its feedback register.

## 8-33. STATISTICS, SCHEMATIC 6.

- 8-34. The statistics section handles the real-time data reduction. Depending on the measurement requested, time data, event data, or both are collected. Time data is recorded as counts of 160 ns on counter U61. Events are counted as occurrences of emulation addresses on counter U60. Counter U62 functions as a sequence counter. Each counter is an AMD9513 which contains five 16-bit counters. The counters are configured by the microcontroller to record the statistics as thirty-two bit words.
- 8-35. The microcontroller addresses the statistics section via decoder U85. The statistics section also has its own bus driver to reduce loading and to invert the data bus. The time reference is supplied by the 25MHz backplane source and is divided by four to produce the 160ns clock. Flip-flops U80, U81, U82 are used for the division, and also provide synchronization with the state machine. The timers are also gated on and off with the L/BKG signal from the emulator to assure they are not running when the emulator is in background.

- 8-36. The statistics section also contains an interrupt controller that is operated in a polled fashion. The active interrupt is determined by the requested measurement and programmed by the microcontroller. The interrupt acknowledge signal is generated by a software strobed line. Four of the inputs to the interrupt controller are multiplexed by two-to-one selector U64 to allow different measurements to select the interrupts they require.
- 8-37. Time boundary flip-flops U78 and U79 are connected to the outputs of the time and event counters. They are used when the analyzer is making duration measurements. One flip-flop is set when the lower time boundary is crossed. The outputs are clocked into sequence counter U62 on the rising edge of H/CONEND. By taking the difference between the counts, the period of time the counters were in the programmed range can be determined.
- 8-38. IMB AND CONTROL, SCHEMATIC 7.
- 8-39. The IMB and control section generates the pipeline timing and handles all IMB functions. The timing generator produces H/PHASE 4 and H/PHASE 5 signals from the rising edge of L/ANAL. Each phase is a positive going pulse of 80 to 90ns duration. Signal H/PHASE 4 has a 160ns period and clocks the context recognition state machine. Signal H/PHASE 5 has a 200ns period and clocks the event counter.
- 8-40. The timing generator is turned on and off by the microcontroller. The microcontroller is synchronized to the timing generator by run and go flip- flop U-22. When a run command is issued, U22-5 H/RUN is set high. Signal H/RUN is then gated with IMB signals by NOR gate U18. When all signals are true, then the input on go flip-flop U22-11 is high. On the next rising edge of L/ANAL, U22-9 H/GO goes high. This signal is then inverted by U21 and passed to the delay chip U4.
- 8-41. Delay chip U4 then generates H/PHASE 4 and H/PHASE 5. The 40% tap on U4, L/GOCLR, is sent back, to reset go flip-flop U22. This clears the flip- flop after a delay of 80ns.
- 8-42. The IMB functions are limited to the receiving and driving trigger enable, EL/TE. When the analyzer is receiving EL/TE, it is simply used to gate H/RUN on and off. When the analyzer is driving EL/TE, the state of EL/TE is determined by the microcontroller software.
- 8-43. Signals L/BRK, E/DTR, and EH/TR are never driven, even though there is hardware to do so. Signals H/OVTIME and H/OVCOUNT are always disabled.

### NOTE

When an external module is windowing the analyzer, only the occurrence counters are disabled; the timers continue to run.

8-44. There is one latch, half of a buffer, and one gate used for performance verification in this section. Buffer U5 allows the microcontroller to monitor the status of flip-flops U23 and U22, trigger and run signals. Latch U6 is used to drive the analyzer status light array. This latch is directly written to by the microcontroller.




Figure 8-1.
Software Performance Analyzer Block Diagram

Table 8-1. Connector Signals

Connector P1		Connector J1	Connector J2	Connector J3
Schematic 1		Schematic 7	Schematic 5	Schematic 3
Pin  1 gnd  2 gnd  3 +5v  4 +5v  5 -5.2v  6 -5.2v  7 -5.5v  8 -5.2v  9 -3.2v  11 -12v  12 +12v  13 +12v  14 +12v  15 +17v-ret  16 +17v  17 +40v  18 not used  19 L/A0  20 L/A1  21 L/A2  22 L/A3  23 L/A4  24 L/A5  25 L/A6  26 L/A7  27 L/A8  28 L/A9  29 L/A10  31 L/A12  31 L/A13  33 L/A14  34 L/A13  33 L/A14  34 L/A15  35 gnd  37 L/D0  38 L/D1  39 L/D1  30 L/D2  40 L/D3  41 L/D4  42 L/D5  44 L/D7  44 L/D7  45 L/D8  46 L/D9  47 L/D10  48 L/D10  48 L/D10  49 L/D10  49 L/D10  40 L/D10  41 L/D10  42 L/D5  44 L/D7  45 L/D6  46 L/D9  47 L/D10  48 L/D11  49 L/D10	51 L/D14 52 L/D15 53 gnd 54 gnd 55 L/HSYN 56 L/VSYN 57 L/VID 58 L/IVIDT 59 gnd 60 gnd 61 L/BYTE 62 L/UPB 63 L/STM 64 L/STB 65 L/WRT 66 L/MSYN 67 L/ID 68 L/MAP1 69 L/MAP2 70 L/MAP3 71 L/IR1 72 L/SEL 73 BNC4 74 L/OPC 75 BNC3 76 L/POP 77 BNC2 78 BNC1 79 gnd 80 gnd 81 25MHz 82 not used 83 +5v 84 +5v 85 gnd 86 gnd To Development Station	Pin 1 E/GMC 2 gnd 3 not used 4 gnd 5 not used 6 gnd 7 not used 8 gnd 9 E/DTR 10 gnd 11 not used 12 gnd 13 EL/ME 14 gnd 15 EL/TE 16 gnd 17 EL/SE 18 gnd 19 EH/TR 20 gnd To Other Option Cards	Pin 1 L/BRK 2 not used 3 gnd 4 gnd 5 L/ED0 6 L/ED1 7 L/ED2 8 L/ED3 9 L/ED4 10 L/ED5 11 L/ED6 12 L/ED7 13 gnd 14 gnd 15 L/ED9 17 L/ED10 18 L/ED11 19 L/ED12 20 L/ED13 21 L/ED14 22 L/ED15 23 gnd 24 gnd 25 L/EBYT 26 gnd 27 L/EBUP 28 gnd 27 L/EBUP 28 gnd 31 H/REFRE 30 gnd 31 H/REFAK 32 gnd 32 L/MBRKS 34 gnd 35 L/BKG 36 gnd 37 not used 38 gnd 39 L/ANAL 40 gnd 41 L/ES0 42 L/ES1 43 L/ES2 44 L/ES3 45 L/ES4 46 L/ES5 47 L/ES6 48 L/ES7 49 gnd 50 gnd To Other Option Cards	Pin  1 L/EA0 2 gnd 3 L/EA1 4 gnd 5 L/EA2 6 gnd 7 L/EA3 8 gnd 9 L/EA4 10 gnd 11 L/EA5 12 gnd 13 L/EA6 14 gnd 15 L/EA7 16 gnd 17 L/EA8 18 gnd 19 L/EA9 20 gnd 21 L/EA10 22 gnd 23 L/EA12 26 gnd 27 L/EA13 28 gnd 27 L/EA13 28 gnd 27 L/EA13 28 gnd 31 L/EA15 32 gnd 31 L/EA15 32 gnd 33 L/EA14 30 gnd 31 L/EA15 32 gnd 33 L/EA18 34 L/EA20 35 L/EA17 36 L/EA21 37 L/EA18 38 L/EA22 39 L/EA19 40 L/EA23 41 H/MAV 42 gnd 43 H/READY 44 gnd 45 L/EWRT 46 gnd 47 L/WDV 48 gnd 49 H/USER 50 gnd To Other Option Cards

Table 8-2. Mnemonics

Mnemonic	Description
25MHz	25MHz CLOCK. The time reference for the time-counter circuitry in the statistics section. It is the inverted version of L/25MHz. Schematics 1*, 6.
BH/COMOUT1-6	BUFFERED HIGH COMPARATOR OUTPUT BUS. The buffered version of H/COMOUT1-6. The buffered bus allows the comparators to be disconnected from the context recognition circuitry during PV testing. Schematic 5.
EH/DTR	ECL HIGH DRIVE TRIGGER. Not Used. Schematic 7.
EH/TR	ECL HIGH TRIGGER. Not used in normal operation. Driven in PV testing. Schematic 7.
EL/ME	ECL LOW MASTER ENABLE. Not used in normal operation Driven in PV testing. Schematic 7.
EL/TE	ECL LOW TRIGGER ENABLE. Inter-module bus (IMB) signal that is both driven and received by the analyzer. When driven, it enables another module to look for its trigger. When received, the analyzer is enabled to look for its trigger. Schematic 7.
H/ACQREQ	HIGH ACQUISITION REQUEST. An signal generated by interrupt controller U63 that causes an interrupt of microprocessor U33. Schematics 2, 6*.
H/ARM	HIGH ARM. Input to the H/GO flip-flop that indicates the analyzer is ready to begin data acquisition. Schematic 7
H/BPCREQ	HIGH BPC REQUEST. Indicates the development station is requesting a data transfer with the analyzer. It is derived from development station control signals by logic array chip U91. Schematics 1*, 2.
H/BREAK	HIGH BREAK. Emulator control bit. Not used. Schematic 7.

Table 8-2. Mnemonics (Cont'd)

Mnemonic	Description
H/COMOUT1-3	HIGH COMPARATOR OUTPUT BUS 1-3. Address range 1 comparator output. Bit one idicates the emulator address is equal to the upper bound of the specified range. Bit two means the emulator address is within the range, and bit three indicates the address is equal to the lower bound. Schematics 3*, 5.
H/COMOUT4-6	HIGH COMPARATOR OUTPUT BUS 4-6. Address range 2 comparator output. Bit one idicates the emulator address is equal to the upper bound of the specified range. Bit two means the emulator address is within the range, and bit three indicates the address is equal to the lower bound. Schematics 4*, 5.
H/CONERR	HIGH CONTEXT ERROR. Indicates the context recognition circuitry has detected an error. Schematics 5*, 6.
<b>H/DATA</b> 0-7	HIGH DATA BUS 0-7. Microcontroller data bus 0-7. When inverted, becomes L/DATA0-7. Schematics 2*, 6*.
H/GATEA	HIGH GATE A. Output from the context recognition circuit that is a counting source for event counter U60. Schematics 5*, 6.
H/GATEB	HIGH GATE B. Output from the context recognition circuit that is a counting source for event counter U60. Schematics 5*, 6.
H/GO	HIGH GO. Indicates the analyzer is in the measurement mode. Schematic 7.
H/ID	HIGH IDENTIFICATION. Output from logic array U91. Places board ID on the development station L/D0-7 data bus. Schematic 1.
H/INCLK	HIGH DATA-IN CLOCK. Output from logic array U91. Clocks data-in latch U87 when the development station is sending data to the analyzer. Schematic 1.
H/OUTCLK	HIGH DATA-OUT CLOCK. Output from the interface I/O decoder U90. Clocks data-out latch U88 when the analyzer is getting ready to send data to the development station. Schematic 1.
H/OVERFLOW	HIGH OVERFLOW. Control bit output from analyzer status latch U7 that clears the trigger flip-flop. Schematic 7.

Table 8-2. Mnemonics (Cont'd)

Mnemonic	Description
H/PHASE4	HIGH PHASE 4. Output of delay line U4 that clocks the context state flip-flop. Schematics 5, 7*.
H/PHASE5	HIGH PHASE 5. Output of delay line U4 that controls the source input of the even counter. Schematics 6, 7*.
H/PVTEST	HIGH PERFORMANCE VERIFICATION TEST. Output from mode latch U72 that enables various latches and buffer during performance verification testing. Schematic 5.
H/QUAL1-2	HIGH STATUS QUALIFIER BITS. Each bit indicates that the emulator status matches the specified condition. Bit one is for comparator range 1, and bit two is for comparator range 2. Schematic 5.
H/RUN	HIGH RUN. Indicates the analyzer is running. Schematics 6, 7*.
H/SERRDY	HIGH SERVICE READY. Indicates the analyzer is ready to transfer data with the development station. Schematic 1.
H/SERVICE	HIGH SERVICE. Indicates the development station is requesting a data transfer. Schematic 1.
H/STATE1-4	HIGH CONTEXT STATE BITS. Feedback bits in the context recognition circuit state machine. Schematic 5.
H/TOOFAST	HIGH TOO FAST. Indicates the emulator is running too fast for software analysis. Schematics 6, 7*.
H/TRIGGER	HIGH TRIGGER. Output of flip-flop U23 that controls the trigger signals on the inter-module bus (IMB). Schematic 7.
L/ACQ	LOW ACQUISITION. Output from the master I/O decoder U51 that enables the comparator and context recognition I/O decoders. Schematics 2*, 3, 4, 5.
L/ACQCLR	LOW ACQUISITION CLEAR. Output from the context I/O decoder U69 that clears the time and event counter flip-flops. Schematics 5*, 6.
L/ADR0-12	LOW ADDRESS BUS 0-12. Microcontroller address bus. Uses negative logic: high = 0, low = 1. Schematics 1, 2*, 3, 4, 5, 6.

Table 8-2. Mnemonics (Cont'd)

Mnemonic	Description
L/ANAL	LOW ANALYSIS. Signals the analyzer that the emulation bus contains a valid emulation state. It is driven by the emulator. Schematics 3, 5*, 7.
L/BPC	LOW BPC. Output from master I/O decoder U51 that enables the interface I/O decoder for data transfer with the development station. Schematics 1, 2*.
L/CONEND	LOW CONTEXT END. Output from the context recognition circuitry that gates operation of the time, event and sequence counters. Schematics 5*, 6.
L/CTL	LOW CONTROL. Output from the master I/O decoder U51 that enables the IMB and control decoder U24. Schematics 2*, 7.
L/DATA-IN	LOW DATA-IN. Enables the data-in latch U87 when the development station is sending data to the analyzer. Schematic 1.
L/DATA-OUT	LOW DATA-OUT. Enables the data-out latch U88 when the analyzer is sending data to the development station. Schematic 1.
L/DATA0-7	LOW DATA BUS 0-7. Microcontroller data bus. Uses negative logic: high = 0, low = 1. Schematics 1*, 2*, 3, 4, 5*, 6*, 7*.
L/EA0-23	LOW EMULATOR ADDRESS BUS 0-23. Emulator address bus that is monitored by the analyzer. Uses negative logic: high = 0, low = 1. Schematic 3.
L/EN1-6	LOW ENABLE COMPARATOR BITS 1-6. Enables the six comparators in address range 1. Schematic 3.
L/EN7-12	LOW ENABLE COMPARATOR BITS 7-12. Enables the six comparators in address range 2. Schematic 4.
L/ES0-7	LOW EMULATOR STATUS BUS 0-7. Emulator status bus that is monitored by the analyzer. Uses negative logic: high = 0, low = 1. Schematic 5.
L/GATEA	LOW GATE A. Output from the context recognition circcit that is a counting source for time counter U60. Schematics 5*, 6.

Table 8-2. Mnemonics (Cont'd)

Mnemonic	Description
L/GATEB	LOW GATE B. Output from the context recognition circuit that is a counting source for time counter U60. Schematics 5*, 6.
L/GOCLR	LOW GO CLEAR. Output from delay chip U4 that clears the go flip-flop. Schematic 7.
L/INTACK	LOW INTERRUPT ACKNOWLEDGE. Output from the IMB and control decoder U24 that indicates to the interrupt controller U63 that the microprocessor is ready to service the interrupt Schematics 6, 7*
L/INTCLR	LOW INTERRUPT CLEAR. Output from the interface I/O decoder U90 that indicates the development station interrupt to transfer data is complete. Schematic 1.
L/MBRKS	LOW MEMORY BREAK STATUS. Emulation bus bit driven by the analyzer that controls emulation memory breaks. Schematic 5, 7*.
L/MODE1-6	LOW MODE BITS 1-6. Output from mode latch U72 that controls the context logic arrays. Schematic 5.
L/MODE4	LOW MODE BIT 4. Output from mode latch U72 that controls the sequence count flip-flops. Schematics 5*, 6.
L/MODECLK	LOW MODE CLOCK. Output from the context I/O decoder U69 that clocks the mode latch and clears the context state flip-flops. Schematic 5.
L/MSTCLK	LOW MASTER CLOCK. A clock signal derived from the mic-roprocessor internal clock. It is used to enable the comparator I/O decoders. Schematics 2*, 3, 4.
L/OPR	LOW OPERATION. Output from the interface I/O decoder U90 that enables the operation latch when the development station is sending an operation instruction to the analyzer. Schematic 1.
L/OVCOUNT	LOW OVER COUNT. Not used. Schematics 6*, 7.
L/OVTIME	LOW OVER TIME. Not used. Schematics 6*, 7.

Table 8-2. Mnemonics (Cont'd)

L/PVTEST  LOW PERFORMANCE VERIFICATION TEST. An inverted version of H/PVTEST that enables various latches and buffers during performance verification testing. Schematic 5.  L/PVTEST1  LOW PERFORMANCE VERIFICATION TEST 1. Output from context I/O decoder U69 that enables buffer U5 to place control bits on the L/DATA bus. Schematics 5*, 7.  L/PVTEST2  LOW PERFORMANCE VERIFICATION TEST 2. Output from context I/O decoder U69 that enables buffer U75 to place comparator output, and status qualifier bits on the L/DATA bus. Schematic 5.  L/PVTEST3  LOW PERFORMANCE VERIFICATION TEST 3. Output from context I/O decoder U69 that enables buffer U74 to place context state bits on the L/DATA bus. Schematic 5.  L/RAM1-3  LOW RAM BITS 1-3. Output from master I/O decoder U51 that enables RAMs U38, U37, and U36. Schematic 2.  L/RESET  LOW RESET. Output from logic array U91 that resets the analyzer. Schematics 1*, 2, 7.  L/ROM  LOW ROM. Output from master I/O decoder U51 that enables ROM U35. Schematic 2.  L/RUN  LOW RUN. Not used. Schematic 6.  L/STATCLK  LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the interrupt controller. Schematic 6.	Mnemonic	Description
context I/O decoder U69 that enables buffer U5 to place control bits on the L/DATA bus. Schematics 5*, 7.  L/PVTEST2  LOW PERFORMANCE VERIFICATION TEST 2. Output from context I/O decoder U69 that enables buffer U75 to place comparator output, and status qualifier bits on the L/DATA bus. Schematic 5.  L/PVTEST3  LOW PERFORMANCE VERIFICATION TEST 3. Output from context I/O decoder U69 that enables buffer U74 to place context state bits on the L/DATA bus. Schematic 5.  L/RAM1-3  LOW RAM BITS 1-3. Output from master I/O decoder U51 that enables RAMs U38, U37, and U36. Schematic 2.  L/RESET  LOW RESET. Output from logic array U91 that resets the analyzer. Schematics 1*, 2, 7.  L/ROM  LOW ROM. Output from master I/O decoder U51 that enables ROM U35. Schematic 2.  L/RUN  LOW RUN. Not used. Schematic 6.  L/STATCLK  LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/PVTEST	version of H/PVTEST that enables various latches and buffers
context I/O decoder U69 that enables buffer U75 to place comparator output, and status qualifier bits on the L/DATA bus. Schematic 5.  L/PVTEST3  LOW PERFORMANCE VERIFICATION TEST 3. Output from context I/O decoder U69 that enables buffer U74 to place context state bits on the L/DATA bus. Schematic 5.  L/RAM1-3  LOW RAM BITS 1-3. Output from master I/O decoder U51 that enables RAMs U38, U37, and U36. Schematic 2.  L/RESET  LOW RESET. Output from logic array U91 that resets the analyzer. Schematics 1*, 2, 7.  L/ROM  LOW ROM. Output from master I/O decoder U51 that enables ROM U35. Schematic 2.  L/RUN  LOW RUN. Not used. Schematic 6.  L/STATCLK  LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/PVTEST1	context I/O decoder U69 that enables buffer U5 to place control
context I/O decoder U69 that enables buffer U74 to place context state bits on the L/DATA bus. Schematic 5.  L/RAM1-3  LOW RAM BITS 1-3. Output from master I/O decoder U51 that enables RAMs U38, U37, and U36. Schematic 2.  L/RESET  LOW RESET. Output from logic array U91 that resets the analyzer. Schematics 1*, 2, 7.  L/ROM  LOW ROM. Output from master I/O decoder U51 that enables ROM U35. Schematic 2.  L/RUN  LOW RUN. Not used. Schematic 6.  L/STATCLK  LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/PVTEST2	context I/O decoder U69 that enables buffer U75 to place comparator output, and status qualifier bits on the L/DATA bus.
that enables RAMs U38, U37, and U36. Schematic 2.  L/RESET  LOW RESET. Output from logic array U91 that resets the analyzer. Schematics 1*, 2, 7.  L/ROM  LOW ROM. Output from master I/O decoder U51 that enables ROM U35. Schematic 2.  L/RUN  LOW RUN. Not used. Schematic 6.  L/STATCLK  LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/PVTEST3	context I/O decoder U69 that enables buffer U74 to place context
L/ROM LOW ROM. Output from master I/O decoder U51 that enables ROM U35. Schematic 2.  L/RUN LOW RUN. Not used. Schematic 6.  L/STATCLK LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8 LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/RAM1-3	
ROM U35. Schematic 2.  L/RUN  LOW RUN. Not used. Schematic 6.  L/STATCLK  LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/RESET	
L/STATCLK  LOW STATUS BUFFER CLOCK. Output derived from the microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/ROM	
microprocessor internal timing and address lines that clocks status RAM buffer U10. Schematics 2*, 5.  L/STATIO1-8  LOW STATISTICS INPUT-OUTPUT BITS 1-8. Output bits from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/RUN	LOW RUN. Not used. Schematic 6.
from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the	L/STATCLK	microprocessor internal timing and address lines that clocks status
	L/STATIO1-8	from the statistics I/O decoder U85 that control the read and writer operations of the time, even, and sequence counter and the

Table 8-2. Mnemonics (Cont'd)

Mnemonic	Description
L/STATS	LOW STATISTICS. Output from the master I/O decoder U51 that enables the data bus transceiver U70, and statistics I/O decoder U85. Schematics 2*, 6.
L/STATWRT	LOW STATISTICS WRITE. Output derived from the micro-processor internal timing and address lines that enables read and write operations on status RAM U11. Schematics 2*, 5.
L/STEP	LOW STEP. Output from the IMB and control decoder U24 that controls the time event, and sequence counters, during 'step' mode operation. Schematics 6, 7*.
L/WRITE	LOW WRITE. Output derived from the microprocessor internal timing and read/write lines that enables most I/O sections. Schematics 1, 2*, 5, 6, 7.
L/WRTCLK	LOW WRITE CLOCK. Output derived from the microprocessor internal timing and read/write lines that clocks RAMs U36, U37, and U38. Schematic 2.
LL/DATA0-7	LATCHED, LOW DATA BUS 0-7. Latched version of the microcontroller L/DATA bus. It is used to set emulator address 'don't care' bits. Schematic 3.
LL/EA0-23	LATCHED, LOW EMULATOR ADDRESS BUS 0-23. Latched version of the emulator address bus; it is the input to the address comparators. Schematics 3*, 4.
LL/ES0-7	LATCHED, LOW EMULATOR STATUS BUS 0-7. Latched version of the emulator status bus; it is the input to the emulator status RAM U11. Schematic 5.

Table 8-3. Logic Symbols

## **GENERAL**

All signals flow from left to right, relative to the symbol's orientation with inputs on the left side of the symbol, and outputs on the right side of the symbol (the symbol may be reversed if the dependency notation is a single term.)


All dependency notation is read from left to right (relative to the symbol's orientation).

An external state is the state of an input or output outside the logic symbol.


An internal state is the state of an input or output inside the logic symbol. All internal states are True = High.

#### SYMBOL CONSTRUCTION

Some symbols consist of an outline or combination of outlines together with one or more qualifying symbols, and the representation of input and output lines.



Some have a common Control Block with an array of elements:



**CONTROL BLOCK** - All inputs and dependency notation affect the array elements directly. Common outputs are located in the control block. (Control blocks may be above or below the array elements.)

ARRAY ELEMENTS -All array elements are controlled by the control block as a function of the dependency notation. Any array element is independent of all other array elements. Unless indicated, the least significant element is always closest to the control block. The array elements are arranged by binary weight. The weights are indicated by powers of 2 (shown in []).

LS-08-09-82 - 1

### Table 8-3. Logic Symbols (Cont'd)

INPUTS - Inputs are located on the left side of the symbol and are affected by their dependency notation.

Common control inputs are located in the control block and control the inputs/outputs to the array elements according to the dependency notation.

Inputs to the array elements are located with the corresponding array element with the least significant element closest to the control block.

**OUTPUTS** - Outputs are located on the right side of the symbol and are effected by their dependency notation.

Common control outputs are located in the control block.

Outputs of array elements are located in the corresponding array element with the least significant bit closest to the control block.

CHIP FUNCTION - The labels for chip functions are defined, i.e., CTR - counter, MUX - multiplexer.

### **DEPENDENCY NOTATION**

Dependency notation is always read from left to right relative to the symbol's orientation.

Dependency notation indicates the relationship between inputs, outputs, or inputs and outputs. Signals having a common relationship will have a common number, i.e., C7 and 7D....C7 controls D. Dependency notation 2,3,5,6+/1,C7 is read as when 2 and 3 and 5 and 6 are true, the input will cause the counter to increment by one count....or (/) the input (C7) will control the loading of the input value (7D) into the D flip-flops.

The following types of dependencies are defined:

- a. AND (G), OR (V), and Negate (N) denote Boolean relationship between inputs and outputs in any combination.
- b. Interconnection (Z) indicates connections inside the symbol.
- c. Control (C) identifies a timing input or a clock input of a sequential element and indicates which inputs are controlled by it.
- d. Set (S) and Reset (R) specify the internal logic states (outputs) of an RS bistable element when the R or S input stands at its internal 1 state.
- e. Enable (EN) identifies an enable input and indicates which inputs and outputs are controlled by it (which outputs can be in their high impedance state).
- f. Mode (M) identifies an input that selects the mode of operation of an element and indicates the inputs and outputs depending on that mode.
- g. Address (A) identifies the address inputs.
- h. Transmission (X) identifies bi-directional inputs and outputs that are connected together when the transmission input is true.

#### **DEPENDENCY NOTATION SYMBOLS**

- A Address (selects inputs/outputs) (indicates binary range) N Negate (compliments state)
- C Control (permits action) R Reset Input
- EN Enable (permits action) S Set Input
- G AND (permits action) V OR (permits action)
  M Mode (selects action) Z Interconnection
  - X Transmission

LS-08-09-82 - 2

Table 8-3. Logic Symbols (Cont'd)

		OTHER SYMBOLS		
Analog Signal	△⊿ Inversion		→ Sh	ift Right (or down)
& AND	O Negation		/ So	lidus (allows an input or output to have ore than one function)
} { Bit Grouping	X Nonlogic I	put/Output		-State
→ Buffer		it (external resistor)	•	uses notation and symbols to effect
! Compare	⊙ Open Circle     ∴	it (external resistor)	inp	outs/outputs in an AND relationship, and to cur in the order read from left to right.
Dynamic	≥1 OR		( ) Us	ed for factoring terms using algebraic
=1 Exclusive OR		l Down (internal resistor)		hniques.
TL Hysteresis		I Up (internal resistor)		ormation not defined.
? Interrogation  — Internal Connection	☐ Postponed  ← Shift Left	or (ID)	Φ Lo	gic symbol not defined due to complexity.
— Internal Connection	← Snift Left (	or up)		
		LABELS		
BG Borrow Genera BI Borrow Input BO Borrow Output BP Borrow Propag CG Carry Generate CI Carry Input	t gate	CO Carry Output CP Carry Propagate CT Content D Data Input E Extension (input or of	utput)	J J Input K K Input P Operand T Transition + Count Up - Count Down
		MATH FUNCTIONS		
	metic Logic Unit parator e By		> CPG π P-Q	Greater Than Less Than Look Ahead Carry Generator Multiplier Subtractor
		CHIP FUNCTIONS		
BCD Binary Coded BIN Binary BUF Buffer CTR Counter DEC Decimal	Decimal	DIR Directional DMUX Demultiplexer FF Flip-Flop MUX Multiplexer OCT Octal		RAM Random Access Memory RCVR Line Receiver ROM Read Only Memory SEG Segment SRG Shift Register
	_	DELAY and MULTIVIBRAT	ORS	
		L Astable S. I.		
	•	Ons Delay  Nonretriggerable Mo	nnostablo	
		Nonretriggerable Mo  Nonvolatile	mostable	
		Retriggerable Monos	stable	
				LS-08-09-82 - 3

Table 8-4. Schematic Diagram Notes






Table 8-5. IC to Schematic Cross-Reference

IC Schematic	IC Schematic	IC Schematic
ic schematic	ic schematic	Te Senematic
U1 7	U40 4	U80 6
U2 7	U41 4, 5	U81 6
U3 7	U42 4	U82 6
U4 7	U43 4	U83 6
U5 7	U44 4	U84 1, 6
U6 7	U45 4	U85 6
U7 7	U46 4	U86 1
U8 7	U47 4	U87 1
U9 5	U48 2	U88 1
	U49 2	U89 1
U10 5		
U11 5		U90 1
U12 3	U50 2, 5	U91 1
U13 3	U51 2	U92 1
U14 3	U52 2	U93 1
U15 3	U53 2	
U16 3	U54 4	Y1 2
U17 7	U55 3	
U18 7	U56 5	
U19 7	U57 5	
	U58 5	
U20 7	U59 3	
U21 7		
U22 7	U60 6	
U23 7	U61 6	
U24 7	U62 6	
U25 5	U63 6	
U26 3	U64 6	
U27 3	U65 2	
U28 3	U66 2	
U29 3	U67 3	
	U68 5	
U30 3	U69 5	
U31 3		
U32 3	U70 6	
U33 2	U71 NA	
SU 34 2	U72 5	
U35 2	U73 5	
U36 2	U74 5	
U37 2	U75 5	
U38 2	U76 5	
U39 2	U77 2, 5	
	U78 6	
	U79 6	

**NOTES** 



Component Locator



# ICs ON SCHEMATIC 1


	HP PART NUMBER	MFG PART Number	+5V PIN	GNE PIN
U84	1820-2685	74F02PC	14	7
U86	1820-2083	SN74LS374N	20	10
U87	1820-1997	SN74LS374N	20	10
U88	1820-1997	SN74LS374N	20	10
U89	1820-1917	SN74LS240N	20	10
U90	1820-1240	SN74S138N	16	8
U91	64310-80001	64310-80001	28	14
U92	1820-1112	SN74LS74AN	14	7
U93	1820-0682	SN74S03N	14	7

# PARTS ON SCHEMATIC 1


C1-66, C69-92. CR3. RP3, RP5. TP1,2,3,4,8,9,10,11.

Figure 8-2. Schematic 1
Development Station Interface
8-23

8-24



Component Locator




# ICs ON SCHEMATIC 2

REF	HP PART	MFG PART	+5V	GND
DES	NUMBER	NUMBER	PIN	PIN
U33	1820-2770	1820-2770	7	1
U35	64310-80000	64310-80000	24	12
U36	1818-1611	HM6116P-3	24	12
U37	1818-1611	HM6116P-3	24	12
U38	1818-1611	HM6116P-3	24	12
U39	1820-2206	SN74LS640N	24	12
U48	1820-1633	SN74S240N	20	10
U49	1820-1633	SN74S240N	20	10
U50	1820-1416	SN74LS14N	14	7
U51	1820-1240	SN74S138N	16	8
U52	1820-2685	74F02PC	14	7
U 5 3	1820-1276	SN74LS194N	16	8
U65	1820-1197	SN74LS00N	14	7
U66	1820-1197	SN74LS00N	14	7
U77	1820-1416	SN74S14N	14	7
<b>Y</b> 1	1813-0188	1813-0188	14	7

# PARTS ON SCHEMATIC 2

CR3. RP3,4,6. SU34. TP7.

8-26



Component Locator






Figure 8-4. Schematic 3 Address Recognition, Comparator 1



Component Locator

8-28



ICs ON SCHEMATIC 4


REF	HP PART	MFG PART	+5V	GND
DES	NUMBER	NUMBER	PIN	PIN
U40	1820-0683	SN74S04N	14	7
U41	1820-2685	74F02PC	14	7
U42	1820-2899	1820-2899	24	12
U43	1820-2899	1820-2899	24	12
U44	1820-2899	1820-2899	24	12
U45	1820-2899	1820-2899	24	12
U46	1820-2899	1820-2899	24	12
U47	1820-2899	1820-2899	24	12
U54	1820-1240	SN74S138N	16	8

PARTS ON SCHEMATIC 4

RP1.

Figure 8-5. Service Sheet 4
Address Recognition, Comparator 2
8-29

8-30



Component Locator





Figure 8-6. Schematic 5
Context Recognition
8-31

8-32



Component Locator






Figure 8-7. Schematic 6
Statistics
8-33



Component Locator

8-34



ICs ON SCHEMATIC 7

		MEG D. DE	. (1)	CINID	
REF DES	HP PART NUMBER	MFG PART NUMBER	+5V PIN	GND PIN	P
U1	1820-1173	MC10124L	9	16	8
U2	1820-2359	F10014PC	-	16	8
U3	1820-1052	MC10125L	9	16	8
U4	1813-0193	TTLDM-200	14	7	
U5	1820-1917	SN74LS240N	20	10	
U6	1820-1997	SN74LS374N	20	10	
U7	1820-1997	SN74LS374N	20	10	
U8	1820-2684	74F00PC	14	7	
U17	1820-0682	SN74S03N	14	7	
U18	1820-2689	74F20PC	14	7	
U19	1820-1203	SN74LS11N	14	7	
U20	1820-2684	74F00PC	14	7	
U21	1820-2685	74F02PC	14	7	
U22	1820-0629	SN74S112N	16	8	
U23	1820-0629	SN74S112N	16	8	
U24	1820-1240	SN74S138N	16	8	

### PARTS ON SCHEMATIC 7

CR1,2. R1,2,3. RP5. TP4,5,6.

Figure 8-8. Schematic 7
Inter-Module Bus (IMB) and Control
8-35

#### SIGNATURE TABLE LOOP A

LOOP A signatures are valid while running the Performance Analyzer Reset Test.

Start = Positive edge of TP2 on the 64100A mainframe I/O board, or TP6 on the 64110A mainframe CPU/IO board.

Stop = Negative edge of TP2 on the 64100A mainframe I/O board, or TP6 on the 64110A mainframe CPU/IO board.

Clock = Negative edge of U89, pin 3 on the software performance analyzer.

Clock Qualifier = A high on U89, pin 9 on the software performance analyzer. Qualified signatures require a 5005A Signature Multimeter.

Ground = Use a ground lead from the probe to a ground point on the software performance analyzer.

high = a solid HIGH on the node under test.

low = a solid LOW on the node under test.

All logic is positive logic.

Vh = 0007NODE CIC

NODE SIG	NODE SIG	NODE SIG
Microprocessor Schematic 2	Control Bit Buffer/Receiver Schematic 2	Mainframe Control Logic Array Schematic 2
U 33-1 low		
U 33-2 high	U 89-1 low	U 91-2 0004
U 33-4 0003	U 89-2 0007	U 91-3 high
U 33-7 high	U 89-3 0007	U 91-8 0005
U 33-37 0005	U 89-4 0004	U 91-9 0002
	U 89-5 0002	U 91-10 0004
	U 89-6 high	U 91-11 0004
	U 89-7 0007	U 91-12 high
	U 89-8 high	U 91-13 low
	U 89-9 0007	U 91-14 low
	U 89-10 low	U 91-15 low
	U 89-11 0000	U 91-16 0001
	U 89-12 low	U 91-17 0005
	U 89-13 0000	U 91-18 0002
	U 89-14 low	U 91-19 low
	U 89-15 0005	U 91-20 low
	U 89-16 0003	U 91-21 0007
	U 89-17 0000	U 91-22 low
	U 89-18 0007	U 91-23 0007
	U 89-19 low	U 91-24 0003
	U 89-20 high	U 91-25 0002
	C 0 / 20 mgn	U 91-26 0007
		U 91-27 0007
		U 91-28 high

### Appendix B - Model 64310A

#### SIGNATURE TABLE LOOP B.

LOOP B signatures are valid while running the Mainframe / Analyzer Interface Test.

Start = Positive edge of TP11 on the software performance analyzer.

Stop = Positive edge of TP10 on the software performance analyzer.

Clock = Positive edge of TP7 on the software performance analyzer.

Clock Qualifier = No qualified clocks are necessary.

Ground - Use a ground lead from the probe to a ground point on the software performance analyzer.

high = a solid HIGH on the node under test.

low = a solid LOW on the node under test.

All logic is positive logic.

Vh = CF44

NODE SI	G	NODE	SIG	NODE	SIG	NODE	SIG
Microproces Schematic 2		U 33-34 U 33-35 U 33-36	0000	RAMs Schemati	с 2	Data Bus Transceiv Schematic	
U 33-1 lo U 33-2 hi U 33-3 hi U 33-4 C	gh gh	U 33-37 U 33-38 U 33-39 U 33-40	0000 low	U 36-12 U 36-18 U 36-19 U 36-20	CF44 1478	U 39-1 U 39-2 U 39-4	10PU
U 33-5 00 U 33-6 lo U 33-7 hi	000 W gh	ROM	_	U 36-21 U 36-24	6A03 high	U 39-6 U 39-8 U 39-19	CH32 03U4
U 33-8 F. U 33-9 H U 33-10 F U 33-11 F	62A 704P	U 35-12 U 35-18	low	U 37-12 U 37-18 U 37-19 U 37-20	3 CF44 3 1478		
U 33-12 3 U 33-13 2 U 33-14 A	6PF 353 83F	U 35-19 U 35-20 U 35-21	1478 low high	U 37-21 U 37-24	6A03 high		
		U 35-24	high	U 38-12 U 38-18 U 38-19 U 38-20	CF44 1478		
U 33-19 6 U 33-20 6 U 33-21 6 U 33-22 A	A03			U 38-21 U 38-24			
U 33-22 A U 33-23 A U 33-32 6 U 33-33 h	A83F A03						

### Appendix B - Model 64310A

NODE SIG	NODE SIG	NODE SIG	NODE SIG
Address Bus Buffers Schematic 2	Master I/O Decoder Schematic 2	Misc Gates Schematic 2	Interface Address Latch Schematic 1
U 48-2 H647 U 48-3 H647 U 48-4 A83F	U 51-1 H646 U 51-2 H647 U 51-3 6A03	U 65-1 H647 U 65-2 A83F U 65-3 CF44 U 65-8 6A03	U 86-1 pulsing U 86-11 pulsing
U 48-5 1478 U 48-6 A83F U 48-7 H646	U 51- 4 low U 51- 5 0000 U 51- 6 CF44	U 65-9 high U 65-10 H647	Data-In Latch Schematic 1
U 48-8 A83F U 48-9 H647 U 48-11 6A03	U 51-7 CF44 U 51-9 CF44 U 51-10 CF44	U 66-4 CF44 U 66-5 6A03 U 66-6 H647	U 87-1 pulsing U 87-11 pulsing
U 48-12 1478 U 48-13 6A02 U 48-14 1478 U 48-15 A83F	U 51-11 H647 U 51-12 6A02 U 51-13 CF45 U 51-14 high		Data-Out Latch Schematic 1
U 48-16 1478 U 48-17 6A03 U 48-18 6A03	U 51-15 high		U 88-1 pulsing U 88-11 pulsing
U 49-2 H647 U 49-3 6A6P U 49-4 FAPF	Misc Gates Schematic 2 U 52-1 CF44		Ready Flip-flops Schematic 1
U 49-5 795H U 49-6 F04P U 49-7 9U17	U 52-2 0000 U 52-3 low U 52-4 0000		U 92-1 pulsing U 92-2 high U 92-3 pulsing
U 49-8 36PF U 49-9 0000 U 49-11 CF44	U 52-5 CF44 U 52-6 CF44 U 52-8 6A03		U 92-4 high U 92-5 pulsing U 92-6 pulsing
U 49-12 8AA8 U 49-13 2353 U 49-14 7F0A U 49-15 F519	U 52-9 0000 U 52-10 H647 U 52-11 H647 U 52-12 H647		U 92-8 pulsing U 92-9 pulsing U 92-10 high U 92-11 pulsing
U 49-16 76A8 U 49-17 H62A U 49-18 6A03	U 52-13 6A03		U 92-12 pulsing U 92-13 pulsing
Inverters Schematic 2	Wait-State Shift Register Schematic 2		Board ID Gates. Schematic 1
U 50-1 low U 50-2 high U 50-3 6A03 U 50-4 H647 U 50-5 6A03 U 50-6 H647 U 50-12 CF44 U 50-13 0000	U 53-9 high U 53-10 H647 U 53-11 0000 U 53-13 1478		U 93-4 high U 93-5 low U 93-6 pulsing U 93-8 pulsing U 93-9 high U 93-10 low U 93-11 pulsing U 93-12 pulsing U 93-13 pulsing

#### SIGNATURE TABLE LOOP C.

LOOP C signatures are valid while running the Data Acquisition Test.

Start = Positive edge of TP11 on the software performance analyzer.

Stop = Positive edge of TP10 on the software performance analyzer.

Clock = Positive edge of TP7 on the software performance analyzer.

Clock Qualifier = No qualified clocks are necessary.

Ground = Use a ground lead from the probe to a ground point on the software performance analyzer.

high = a solid HIGH on the node under test.

low = a solid LOW on the node under test.

All logic is positive logic.

Vh = F186

NODE SIG	NODE SIG	NODE SIG	NODE SIG
Misc Buffers Schematic 7	U 6-9 PA98 U 6-11 02U6 U 6-12 85H5	Status RAM Load Latch Schematic S	Status RAM Schematic 5
U 5-1 1650 U 5-2 high U 5-3 CCF6 U 5-4 3721 U 5-5 U6A7	U 6-15 1H4U U 6-16 UCCU U 6-17 3C2A U 6-18 9A07 U 6-19 high	U 10-1 low U 10-2 82A2 U 10-3 4HPH U 10-4 5748	U 11-8 low U 11-10 FH61 U 11-12 9U6H U 11-14 9780 U 11-16 0183
U 5-6 6H9C U 5-7 CCF6 U 5-9 CCF6 U 5-11 7A40 U 5-13 7A40 U 5-15 3721	Analyzer Status Latch Schematic 7	U 10-5 8AAU U 10-6 P2U1 U 10-7 CAUH U 10-8 F718 U 10-9 CH3U U 10-11 0000	U 11-17 high U 11-18 low U 11-19 low U 11-20 F497 U 11-22 high
U 5-17 7A40 U 5-19 low	U 7-1 low U 7-2 high U 7-3 2A67 U 7-4 P1H0	U 10-12 AUF1 U 10-13 CC67 U 10-14 H6CF U 10-15 6C90	Misc Gates Schematic 7
Analyzer Status Latch Schematic 7	U 7-5 low U 7-6 high U 7-9 high U 7-11 H1AU	U 10-16 8H68 U 10-17 8P00 U 10-18 6258 U 10-19 F117	U 20-1 CCF6 U 20-2 CCF6 U 20-3 7A40 U 20-4 AF1H
U 6-1 low U 6-2 low U 6-3 2A67 U 6-4 P1H0 U 6-5 low U 6-6 high	U 7-12 high U 7-15 low U 7-16 low U 7-18 9A07 U 7-19 high		U 20-5 high U 20-6 6H9C U 20-8 6H9C U 20-9 high U 20-10 AF1H U 20-11 CCF6 U 20-12 high U 20-13 7A40

NODE SIG	NODE SIG	NODE SIG	NODE SIG
Misc Flip-flops Schematic 7	Misc Gate Schematic 5	Context 2 Logic Array Schematic 5	Context State Flip-flops Schematic 5
U 22-1 FC83 U 22-2 low U 22-3 high U 22-4 high U 22-5 3721	U 41-11 1H46 U 41-12 993U U 41-13 7076	U 58-1 low U 58-2 9U6H U 58-10 P658 U 58-11 A65H	U 68-1 33A3 U 68-2 CHC4 U 68-3 7F32 U 68-4 76H8
U 22-6 U6A7 U 22-7 high U 22-9 low U 22-10 high U 22-11 AHC1	Inverter Schematic 5 U 50-8 low	U 58-12 1945 U 58-13 76H8 U 58-14 low U 58-15 7UAU U 58-16 U0C0	U 68-5 P658 U 68-6 34A3 U 68-7 U525 U 68-9 CCF6 U 68-10 U47U
U 22-12 6F37 U 22-13 low U 22-14 7A40 U 22-15 6C93	U 50-9 high  Context State Flip-flops	U 58-17 HAUF U 58-18 7CC9 U 58-19 C741 U 58-20 U525 U 58-21 U47U	U 68-11 35U9 U 68-12 A65H U 68-13 1945 U 68-14 3P4C U 68-15 UUFH
U 23-1 low U 23-2 low U 23-3 CCF6 U 23-4 high U 23-5 low	U 56-1 33A3 U 56-2 81P9 U 56-3 406U	U 58-22 UUFH U 58-23 CHC4 U 58-27 FH61 U 58-28 high	Context I/O Decoder Schematic 5
U 23-6 high U 23-7 AF1H U 23-9 6H9C U 23-10 1496 U 23-11 high	U 56-4 7CC9 U 56-5 7UAU U 56-6 H9FC U 56-7 184H U 56-9 CCF6	Read/Write Gates Schematic 2 U 65-1 80H4	U 69-1 F718 U 69-2 CAUH U 69-3 4152 U 69-4 8P00
U 23-12 low U 23-13 high U 23-14 6P04 U 23-15 3721	U 56-10 F17P U 56-11 00U8 U 56-12 U0C0 U 56-13 HAUF U 56-14 3U24	U 65-2 HP21 U 65-3 F497 U 65-4 HP21 U 65-5 0000 U 65-6 F186	U 69-5 H165 U 69-6 high U 69-7 1650 U 69-9 P649 U 69-10 31C6
IMB/Control I/O Decoder Schematic 7	U 56-15 UPA2  Misc Flip-flop Schematic 5	U 65-8 7HPC U 65-9 high U 65-10 CF6H U 65-11 F497 U 65-12 80H4	U 69-11 high U 69-12 33A3 U 69-13 5U64 U 69-14 high U 69-15 CH8C
U 24-1 F718 U 24-2 CAUH U 24-3 5748 U 24-4 4152 U 24-5 H540	U 57-1 2P5F U 57-2 high U 57-3 UOC0 U 57-4 high	U 65-13 HP21	
U 24-6 high U 24-7 6C93 U 24-9 FC83 U 24-10 6P04 U 24-11 H1AU U 24-12 1496	U 57-5 1H46		
U 24-13 7A40 U 24-14 02U6			

U 24-15 high

### Appendix C - Model 64310A

NODE	SIG	NODE	SIG
Mode Lat Schematic		PV Test I Schematic	
U 72 - 2 U 72 - 5 U 72 - 6 U 72 - 9 U 72 - 12 U 72 - 15 U 72 - 19	F65C 76F7 2P5F high 5202 4070 F909	U 75-1 U 75-2 U 75-4 U 75-6 U 75-8 U 75-11 U 75-13 U 75-15 U 75-17	H2FH 7F37 9U6H FH61 CP6H 993U 2U11
PV Test I Schemati		Context	l Logic
U 73-2 U 73-5	4821	Array Schemati	Ū
U 73-6	7F37	U 76-1	
U 73-15	CP6H	U 76-10	
U 73-16 U 73-19	9930	U 76-11	A65H
0 /3-19	2011	U 76-12 U 76-13	76H8
		U 76-14	low
PV Test 1		U 76-15	7UAU
Schemati	c 5	U 76-16	U0C0
77.74.2	0.170	U 76-17 U 76-18	HAUF
U 74-2 U 74-4		U /6-18	7667
U 74-6		U 76-19 U 76-20	11525
U 74-8		U 76-21	
U 74-11	U525	U 76-22	UUFH
U 74-13	UUFH	U 76-23	
U 74-15 U 74-17	184H	U 76-27	FH61
U /4-1	UPAZ	U 76-28	high
		Inverters Schemati	
		U 77- 5 U 77- 6 U 77- 8 U 77- 9	0000 C741

### SIGNATURE TABLE LOOP D.

LOOP D signatures are valid while running the Time, Event, and Sequence Counter Test.

Start = Positive edge of TP11 on the software performance analyzer.

Stop = Positive edge of TP10 on the software performance analyzer.

Clock = Positive edge of TP7 on the software performance analyzer.

Clock Qualifier = No qualified clocks are necessary.

Ground = Use a ground lead from the probe to a ground point on the software performance analyzer.

high = a solid HIGH on the node under test.

low = a solid LOW on the node under test.

All logic is positive logic.

Vh = 91H4

NODE	SIG	NODE	SIG	NODE	SIG
Event Cor Schematic		Sequence Schemati		Statistics Decoder	•
U 60-8 U 60-9 U 60-10 U 60-11	25FU low	U 62-8 U 62-9 U 62-10 U 62-11	UPPC low	U 85-1 U 85-2 U 85-3 U 85-4 U 85-5	2P2P 90U6 AFHF low
Time Cou Schematic U 61-8	6	Data Bus Transcei Schemati	ver	U 85 - 6 U 85 - 7 U 85 - 9 U 85 - 10	high high high
U 61-9 U 61-10 U 61-11	low	U 70-1 U 70-2 U 70-3 U 70-4 U 70-5 U 70-6	9P58 3H4A 0HP4 3U54	U 85-11 U 85-12 U 85-13 U 85-14 U 85-15	91H4 25FU 91H4
		U 70-7 U 70-8 U 70-9 U 70-11 U 70-12 U 70-13 U 70-14	8U3C 65H6 U7FF 1 U4F7 2 5H5U 3 9FC4		

NODE SIG

### SIGNATURE TABLE LOOP E.

LOOP E signatures are valid while running the Statistics Test.

Start = Positive edge of TP11 on the software performance analyzer.

Stop = Positive edge of TP10 on the software performance analyzer.

Clock = Positive edge of TP7 on the software performance analyzer.

Clock Qualifier = No qualified clocks are necessary.

Ground = Use a ground lead from the probe to a ground point on the software performance analyzer.

NODE SIG

high = a solid HIGH on the node under test.

low = a solid LOW on the node under test.

All logic is positive logic.

Vh = AC79

NODE SIG	NODE SIG	NODE SIG	NODE SIG
Misc Gates Schematic 7	U 23-10 9318 U 23-11 high U 23-12 low	Time Counter Schematic 6	Interrupt Controller Schematic 6
U 5-4 0000 U 5-6 5958	U 23-14 P126 U 23-15 0000	U 61-2 low U 61-3 0000	U 63-1 low
U 8-1 PO1C U 8-5 OU3A	Event Counter	U 61-4 1C6H U 61-34 UP8H U 61-35 UP8H	U 63-2 H393 U 63-3 6FA0 U 63-4 719H
U 19-1 high U 19-2 113P	Schematic 6 U 60-2 low	U 61-36 UP8H U 61-37 0000 U 61-38 low	U 63-5 7F31 U 63-6 7H6H U 63-7 F948
U 19-3 high U 19-4 P126	U 60-3 0000 U 60-4 1C6H	U 61-39 UP8H	U 63-8 2P5A U 63-9 U042
U 19-5 P126 U 19-6 P126 U 19-12 113P	U 60-29 1C6H U 60-30 1C6H U 60-31 1C6H	Sequence Counter Schematic 6	U 63-10 H67F U 63-11 HH92 U 63-12 low
U 19-13 high	U 60-32 1C6H U 60-33 C014	U 62-4 1C6H	U 63-13 low U 63-14 low
Misc Flip-flops Schematic 7	U 60-34 UP8H U 60-35 UP8H U 60-36 UP8H U 60-37 0000	U 62-32 0000 U 62-33 0000 U 62-34 AC79 U 62-35 AC79	U 63-15 low U 63-16 high U 63-17 1489 U 63-20 804F
U 23-1 low U 23-2 low U 23-3 C 014	U 60-38 low U 60-39 UP8H	U 62-36 AC79 U 62-37 0000 U 62-38 0000	U 63-21 P01C U 63-24 AU43 U 63-25 low
U 23-4 high U 23-5 low U 23-6 high		U 62-39 AC79	U 63-26 AC79 U 63-27 8427
U 23- 6 high U 23- 7 U 221 U 23- 9 5958			U 63-28 high

NODE SIG

NODE SIG	NODE S	IG	NODE	SIG	NODE	SIG
Sequence Count Flip-flops Schematic 6	Time Count Flip-flop Schematic (		Divide-b Flip-flop Schemati	s	Misc Gat Schemati	
U 64-1 5123 U 64-2 0000 U 64-3 0000 U 64-5 0000 U 64-6 0000 U 64-10 0000 U 64-11 0000 U 64-13 2PUA U 64-14 0000 U 64-15 low	U 79-1 A U 79-2 lo U 79-3 U U 79-4 0 U 79-5 A U 79-6 0 U 79-8 0 U 79-9 A U 79-11 U U 79-12 l U 79-13 A	DW JP8H 1000 AC79 1000 1000 AC79 0000 UP8H JOW	U 80-2 U 80-3 U 80-4 U 80-5 U 80-6 U 80-7 or 00 U 80-10 U 80-11 U 80-11 U 80-12 U 80-14 U 80-15	0000 high 0000 AC79 AC79 000 0000 C79 high 0000 high	U 83-1 U 83-2 U 83-3 U 83-6 U 83-6 U 83-9 U 83-10 U 83-12 U 83-12 U 83-12	C014 1C6H C014 AU43 1C6H AC79 high 0 0000 l high 2 low low
U 70-1 PC7H U 70-2 HH92 U 70-3 H67F U 70-4 U042 U 70-5 2P5A U 70-6 F948 U 70-7 7H6H U 70-8 7F31 U 70-9 719H U 70-11 82AH U 70-12 9H6H U 70-13 4F87 U 70-13 4F87 U 70-19 AC82			U 81-2 U 81-3 U 81-4 U 81-5 U 81-6 U 81-10 U 81-11 U 81-12 U 81-14 U 81-15 U 82-2 U 82-3 U 82-4 U 82-5	high 0000 high 0000 AC79 high 0000 0000 high high high 0000 high	U 84-5 U 84-6 U 84-8 U 84-9 U 84-12 U 84-12 U 84-13 Statistics Decoder Schemati U 85-1 U 85-2 U 85-3	low AC79 043A AC79 0 0000 1 AC79 2 043A 3 0000 5 I/O ic 6 PC7H FH79 7A72
Event Count Flip-flop Schematic 6			U 82-6 U 82-10 U 82-11 U 82-12 U 82-14	high 0000 0000	U 85-4 U 85-5 U 85-6 U 85-7 U 85-9	AC82 high 6FA0
U 78-1 AC79 U 78-2 low U 78-3 UP8H U 78-4 0000 U 78-5 AC79 U 78-6 0000 U 78-8 0000 U 78-9 AC79 U 78-10 0000 U 78-11 UP8H U 78-12 low			U 82-15		U 85-10 U 85-11 U 85-12 U 85-12 U 85-12	AC79 1 AC79 2 AC79 3 AC79 4 U5C8

U 78-13 AC79

#### Appendix F - Model 64310A

#### SIGNATURE TABLE LOOP F.

LOOP F signatures are valid while running the Inter-Module Bus Test.

#### NOTE

The IMB CABLE MUST BE REMOVED during signature analysis.

This causes the test display to indicate a failure.

Start = Positive edge of TP11 on the software performance analyzer.

Stop - Positive edge of TP10 on the software performance analyzer.

Clock = Positive edge of TP7 on the software performance analyzer.

Clock Qualifier = No qualified clocks are necessary.

Ground = Use a ground lead from the probe to a ground point on the software performance analyzer.

ECL signatures require a 5005A Signature Multimeter:

To change from TTL to ECL ---> press the data threshold button three times.

To change from ECL to TTL --->
press the data threshold button five times.

high = a solid HIGH on the node under test.

low = a solid LOW on the node under test.

All logic is positive logic.

Vh = 86H2

NODE SIG	NODE SIG
ECL-to-TTL Converter Schematic 7	Analyzer Status Latch Schematic 7
U 3-5 53C9	benefitatio /
U 3-7 53C9 ECL	U 7-1 low
U 3-11 5386 ECL	U 7-6 7HU8
U 3-12 5386	U 7-9 C7C4
	U 7-11 7297
	U 7-12 C7C4
Misc Buffer	U 7-15 54PU
Schematic 7	U 7-19 7P01
U 5-4 low	
U 5-6 2A3U	
	ECL-to-TTL Converter Schematic 7  U 3-5 53C9 U 3-7 53C9 ECL U 3-11 5386 ECL U 3-12 5386  Misc Buffer Schematic 7  U 5-4 low

#### Appendix F - Model 64310A

NODE SIG

Misc Gate Schematic 7

U 8-1 low

U 8-2 low

U 8-3 high

U 8-4 high

U 8-5 low

U 8-6 high

U 17-1 2A3U

U 17-2 low

U 18-1 low

U 18-2 low

U 18-4 P40H U 18-5 P432

U 18-6 high

U 20-4 5386

U 20-5 C7C4

U 20-6 P432

U 20-8 P40H

U 20-9 C7C4

U 20-10 53C9

#### Run Flip-flop Schematic 7

U 22-1 high

U 22-2 low

U 22-3 high

U 22-4 high

U 22-5 low

#### Trigger Flip-flop Schematic 7

U 23-7 AFPH

U 23-9 2A3U

U 23-10 3156

U 23-11 high

U 23-12 low

### Appendix G - Model 64310A

#### SIGNATURE TABLE LOOP G.

LOOP G signatures are valid while running an emulator analyzer stimulus test.

#### NOTE

This test is not part of the software performance analyzer PV. It must be run from emulation PV. These signatures are valid whether or not the emulation bus cables are connected.

Start = Positive edge of TP11 on the software performance analyzer.

Stop = Positive edge of TP10 on the software performance analyzer.

Clock = Positive edge of TP7 on the software performance analyzer.

Clock Qualifier = No qualified clocks are necessary.

Ground = Use a ground lead from the probe to a ground point on the software performance analyzer.

high = a solid HIGH on the node under test.

low = a solid LOW on the node under test.

All logic is positive logic.

Vh = 614P

NODE SIG	NODE SIG	NODE SIG	NODE SIG
Misc Gates Schematic 7	Address Range 1 Comparators Schematic 3	Address Range 2 Comparators Schematic 4	Comparator 2 I/O Decoder Schematic 4
U 18-1 9174			
U 18-2 9174	U 27-1 high	U 42-1 high	U 54-4 0000
U 18-4 614P	U 27-23 CCFH	U 42-23 65HP	U 54-5 9728
U 18-5 614P			U 54-6 40P6
U 18-6 U03A	U 28-1 high	U 43-1 high	U 54-7 4401
	U 28-23 2F59	U 43-23 2962	U 54-9 482F
U 20-4 614P			U 54-10 54A
U 20-5 0000	U 29-1 high	U 44-1 high	U 54-11 high
U 20-6 614P	U 29-23 7149	U 44-23 A38A	U 54-12 high
U 20-8 614P			U 54-13 F509
U 20-9 0000	U 30-1 high	U 45-1 high	U 54-14 F2F
U 20-10 614P	U 30-23 CHA8	U 45-23 35PH	U 54-15 0490
	U 31-1 high	U 46-1 high	
	U 31-23 88P9	U 46-23 A447	
	U 32-1 high	U 47-1 high	
	U 32-23 A9P9	U 47-23 254U	

#### Appendix G - Model 64310A

Don't Care Latch Schematic 3

U 59-2 FF09 or 7783 U 59-11 667P U 59-19 559P

Comparator 1 I/O Decoder Schematic 3

U 67-4 0000 U 67-5 9728 U 67-6 6588 U 67-7 F8A7 U 67-9 HFP6 U 67-10 4H17 U 67-11 667P U 67-12 high U 67-13 P9A7 U 67-14 1007 U 67-15 HA83

Mode Latch Schematic 5

U 72-12 2PP1

### Arranged alphabetically by country



### **Product Line Sales/Support Key**

Key Product Line
A Analytical

CM Components

C Computer Systems Sales only

**CH Computer Systems Hardware Sales and Services** 

**CS Computer Systems Software Sales and Services** 

E Electronic Instruments & Measurement Systems

M Medical Products

MP Medical Products Primary SRO

MS Medical Products Secondary SRO

P Personal Computation Products

Sales only for specific product line

" Support only for specific product line

IMPORTANT: These symbols designate general product line capability. They do not insure sales or support availability for all products within a line, at all locations. Contact your local sales office for information regarding locations where HP support is available for specific products.

HP distributors are printed in italics.

### **HEADQUARTERS OFFICES**

If there is no sales office listed for your area, contact one of these headquarters offices.

#### NORTH/CENTRAL AFRICA

Hewlett-Packard S.A. 7, Rue du Bois-du-Lan CH-1217 **MEYRIN** 2, Switzerland

Tel: (022) 83 12 12 Telex: 27835 hpse Cable: HEWPACKSA Geneve

#### ASIA

Hewlett-Packard Asia Ltd. 6th Floor, Sun Hung Kai Centre 30 Harbour Rd. G.P.O. Box 795 HONG KONG

Tel: 5-832 3211 After Jan. 1, 1984 47th Floor, China Resources Bldg.

26 Harbour Rd., Wanchai HONG KONG

Telex: 66678 HEWPA HX Cable: HEWPACK HONG KONG

### CANADA

Hewlett-Packard (Canada) Ltd. 6877 Goreway Drive MISSISSAUGA, Ontario L4V 1M8 Tel: (416) 678-9430

# Telex: 610-492-4246 **EASTERN EUROPE**

Hewlett-Packard Ges.m.b.h. Lieblgasse 1 P.O.Box 72 A-1222 VIENNA, Austria Tel: (222) 2365110 Telex: 1 3 4425 HEPA A

### **NORTHERN EUROPE**

Hewlett-Packard S.A. Uilenstede 475 P.O.Box 999 NL-1180 AZ AMSTELVEEN The Netherlands Tel: 20 437771

### SOUTH EAST EUROPE

Hewlett-Packard S.A.
7, Rue du Bois-du-Lan
CH-1217 MEYRIN 2, Switzerland
Tel: (022) 83 12 12

Tel: (022) 83 12 12 Telex: 27835 hpse Cable: HEWPACKSA Geneve

### OTHER EUROPE

Hewlett-Packard S.A.
P.O. Box
150, Rte du Nant-D'Avril
CH-1217 MEYRIN 2, Switzerland
Tel: (022) 83 8111
Telex: 22486 hpsa
Cable: HEWPACKSA Geneve

# MEDITERRANEAN AND MIDDLE EAST

Mediterranean and Middle East Operations Atrina Centre 32 Kifissias Ave. Paradissos-Amarousion, ATHENS

Greece Tel: 682 88 11

Hewlett-Packard S.A

Telex: 21-6588 HPAT GR Cable: HEWPACKSA Athens

### **EASTERN USA**

Hewlett-Packard Co. 4 Choke Cherry Road ROCKVILLE, MD 20850 Tel: (301) 258-2000

### **MIDWESTERN USA**

Hewlett-Packard Co. 5201 Tollview Drive ROLLING MEADOWS, IL 60008 Tel: (312) 255-9800

### **SOUTHERN USA**

Hewlett-Packard Co. 2000 South Park Place P.O. Box 105005 ATLANTA, GA 30348 Tel: (404) 955-1500

### **WESTERN USA**

Hewlett-Packard Co. 3939 Lankershim Blvd. P.O. Box 3919 LOS ANGELES, CA 91604 Tel: (213) 506-3700

## OTHER INTERNATIONAL AREAS

Hewlett-Packard Co. Intercontinental Headquarters 3495 Deer Creek Road PALO ALTO, CA 94304 Tel: (415) 857-1501 Telex: 034-8300 Cable: HEWPACK

#### **ANGOLA**

Telectra Empresa Técnica de Equipamentos R. Barbosa Rodrigues, 41-I DT. Caixa Postal 6487 LUANDA Tel: 35515,35516

#### **ARGENTINA**

Hewlett-Packard Argentina S.A. Avenida Santa Fe 2035
Martinez 1640 BUENOS AIRES
Tel: 798-5735, 792-1293
Telex: 17595 BIONAR
Cable: HEWPACKARG
A,E,CH,CS,P
Biotron S.A.C.I.M. e I.
Av Paseo Colon 221, Piso 9
1399 BUENOS AIRES
Tel: 30-4846, 30-1851
Telex: 17595 BIONAR
M

#### **AUSTRALIA**

## Adelaide, South Australia Office

Hewlett-Packard Australia Ltd. 153 Greenhill Road PARKSIDE, S.A. 5063 Tel: 272-5911 Telex: 82536 Cable: HEWPARD Adelaide A\*,CH,CM,,E,MS,P

### Brisbane, Queensland Office

Hewlett-Packard Australia Ltd. 10 Payne Road THE GAP, Queensland 4061 Tel: 30-4133 Telex: 42133

Cable: HEWPARD Brisbane A,CH,CM,E,M,P

## Canberra, Australia

# Capital Territory Office Hewlett-Packard Australia Ltd.

Hewlett-Packard Australia Ltd 121 Wollongong Street FYSHWICK, A.C.T. 2609 Tel: 80 4244 Telex: 62650

Cable: HEWPARD Canberra

CH,CM,E,P

### Melbourne, Victoria Office

Hewlett-Packard Australia Ltd. 31-41 Joseph Street BLACKBURN, Victoria 3130 Tel: 895-2895 Telex: 31-024 Cable: HEWPARD Melbourne A.CH.CM.CS.E.MS.P

### Perth, Western Australia Office

Hewlett-Packard Australia Ltd. 261 Stirling Highway CLAREMONT, W.A. 6010 Tel: 383-2188 Telex: 93859 Cable: HEWPARD Perth A,CH,CM,E,MS,P

## Sydney, New South Wales Office

Hewlett-Packard Australia Ltd. 17-23 Talavera Road P.O. Box 308 NORTH RYDE, N.S.W. 2113 Tel: 887-1611 Telex: 21561 Cable: HEWPARD Sydney A,CH,CM,CS,E,MS,P

#### **AUSTRIA**

Hewlett-Packard Ges.m.b.h. Grottenhofstrasse 94 A-8052 GRAZ Tel: (0316) 291 5 66 Telex: 32375 CH,E Hewlett-Packard Ges.m.b.h. Lieblgasse 1 P.O. Box 72 A-1222 VIENNA Tel: (0222) 23 65 11-0 Telex: 134425 HEPA A A,CH,CM,CS,E,MS,P

### **BAHRAIN**

Green Salon P.O. Box 557 Manama BAHRAIN

Tel: 255503-255950 Telex: 84419

Wael Pharmacy P.O. Box 648 BAHRAIN Tel: 256123 Telex: 8550 WAEL BN E,C,M

### **BELGIUM**

Hewlett-Packard Belgium S.A./N.V. Blvd de la Woluwe, 100 Woluwedal B-1200 BRUSSELS Tel: (02) 762-32-00 Telex: 23-494 paloben bru A.CH.CM.CS.E.MP.P

### **BRAZIL**

Hewlett-Packard do Brasil I.e.C. Ltda. Alameda Rio Negro, 750 Alphaville 06400 BARUERI SP Tel: (011) 421.1311 Telex: (011) 33872 HPBR-BR Cable: HEWPACK Sao Paulo A,CH,CM,CS,E,M,P Hewlett-Packard do Brasil I.e.C. Ltda. Avenida Epitacio Pessoa, 4664 22471 RIO DE JANEIRO-RJ Tel: (02I) 286.0237 Telex: 021-21905 HPBR-BR Cable: HEWPACK Rio de Janeiro A,CH,CM,E,MS,P\* ANAMED I.C.E.I. Ltda. Rua Bage, 103 04012 SAO PAULO Tel: (011) 570-5726

Telex: 021-21905 HPBR-BR



### Arranged alphabetically by country

#### **CANADA**

### Alberta

Hewlett-Packard (Canada) Ltd. 3030 3rd Avenue N.E. CALGARY, Alberta T2A 6T7 Tel: (403) 235-3100 A,CH,CM,E\*,MS,P\*

Hewlett-Packard (Canada) Ltd. 11120A-178th Street EDMONTON, Alberta T5S 1P2 Tel: (403) 486-6666 A,CH,CM,CS,E,MS,P

#### **British Columbia**

Hewlett-Packard (Canada) Ltd. 10691 Shellbridge Way RICHMOND,

British Columbia V6X 2W7 Tel: (604) 270-2277 Telex: 610-922-5059 A,CH,CM,CS,E\*,MS,P\*

### Manitoba

Hewlett-Packard (Canada) Ltd. 380-550 Century Street WINNIPEG, Manitoba R3H 0Y1 Tel: (204) 786-6701 A,CH,CM,E,MS,P\*

### **Nova Scotia**

Hewlett-Packard (Canada) Ltd. P.O. Box 931 900 Windmill Road DARTMOUTH, Nova Scotia B2Y 3Z6 Tel: (902) 469-7820 CH.CM.CS.E\*.MS.P\*

#### Ontario

Hewlett-Packard (Canada) Ltd. 3325 N. Service Rd., Unit 6 BURLINGTON, Ontario P3A 2A3 Tel: (416) 335-8644 CS,M\*

Hewlett-Packard (Canada) Ltd. 552 Newbold Street LONDON, Ontario N6E 2S5 Tel: (519) 686-9181 A,CH,CM,E\*,MS,P\*

Hewlett-Packard (Canada) Ltd. 6877 Goreway Drive MISSISSAUGA, Ontario L4V 1M8 Tel: (416) 678-9430 A,CH,CM,CS,E,MP,P

Hewlett-Packard (Canada) Ltd. 2670 Queensview Dr. OTTAWA, Ontario K2B 8K1 Tel: (613) 820-6483 A,CH,CM,CS,E\*,MS,P\*

A,CH,CM,CS,E<sup>-</sup>,MS,P<sup>-</sup> Hewlett-Packard (Canada) Ltd. 220 Yorkland Blvd., Unit #11 **WILLOWDALE**, Ontario M2J 1R5 Tel: (416) 499-9333

#### Quebec

Hewlett-Packard (Canada) Ltd. 17500 South Service Road Trans-Canada Highway KIRKLAND, Quebec H9J 2M5 Tel: (514) 697-4232 A,CH,CM,CS,E,MP,P\* Hewlett-Packard (Canada) Ltd. Les Galeries du Vallon 2323 Du Versont Nord STE. FOY, Quebec G1N 4C2

Tel: (418) 687-4570

#### CHILE

Jorge Calcagni y Cia. Ltda. Av. Italia 634 Santiago Casilia 16475 SANTIAGO 9 Tel: 222-0222 Telex: Public Booth 440001 A.CM.E.M

Olympia (Chile) Ltda.
Av. Rodrigo de Araya 1045
Casilla 256-V
SANTIAGO 21
Tel: (02) 22 55 044
Telex: 240-565 OLYMP CL
Cable: Olympiachile Santiagochile

### CHINA, People's Republic of

China Hewlett-Packard Rep. Office P.O. Box 418 1A Lane 2, Luchang St. Beiwei Rd., Xuanwu District BELJING Tel: 33-1947, 33-7426

Telex: 22601 CTSHP CN Cable: 1920 A,CH,CM,CS,E,P

#### **COLOMBIA**

Instrumentación
H. A. Langebaek & Kier S.A.
Carrera 4A No. 52A-26
Apartado Aereb 6287
BOGOTA 1, D.E.
Tel: 212-1466
Telex: 44400 INST CO
Cable: AARIS Bogota
CM.E.M

Casa Humboldt Ltda. Carrera 14, No. 98-60 Apartado Aereo 51283 BOGOTA 1, D.E. Tel: 256-1686 Telex: 45403 CCAL CO.

#### **COSTA RICA**

Cientifica Costarricense S.A. Avenida 2, Calle 5 San Pedro de Montes de Oca Apartado 10159 SAN JOSE Table Con Col Col 10

Tel: 24-38-20, 24-08-19 Telex: 2367 GALGUR CR CM,E,M

### **CYPRUS**

Telerexa Ltd. P.O. Box 4809 14C Stassinos Avenue NICOSIA Tel: 62698 Telex: 2894 LEVIDO CY

### **DENMARK**

Hewlett-Packard A/S Datavej 52 DK-3460 BIRKEROD Tel: (02) 81-66-40 Telex: 37409 hpas dk A,CH,CM,CS,E,MS,P Hewlett-Packard A/S Rolighedsvej 32 DK-8240 RISSKOV, Aarhus Tel: (06) 17-60-00 Telex: 37409 hpas dk CH,E

### **DOMINICAN REPUBLIC**

Microprog S.A. Juan Tomás Mejía y Cotes No. 60 Arroyo Hondo SANTO DOMINGO

Tel: 565-6268 Telex: 4510 ARENTA DR (RCA) P

### **ECUADOR**

CYEDE Cia. Ltda. Avenida Eloy Alfaro 1749 Casilla 6423 CCI QUITO Tel: 450-975, 243-052

Tel: 450-975, 243-052 Telex: 2548 CYEDE ED CM,E,P

Hospitalar S.A. Robles 625 Casilla 3590 **QUITO** 

Tel: 545-250, 545-122 Telex: 2485 HOSPTL ED Cable: HOSPITALAR-Quito

#### **EGYPT**

International Engineering Associates 24 Hussein Hegazi Street Kasr-el-Aini CAIRO Tel: 23829, 21641 Telex: IEA UN 93830 CH,CS,E,M EGYPOR

P.O.Box 2558 42 El Zahraa Street CAIRO, Egypt Tel: 65 00 21 Telex: 93 337

### **EL SALVADOR**

IPESA de El Salvador S.A. 29 Avenida Norte 1216 SAN SALVADOR Tel: 26-6858, 26-6868 Telex: 20539 IPESASAL A,CH,CM,CS,E,P

#### FINLAND Hewlett-Packard Oy

Revontulentie 7 PL 24 SF-02101 **ESP00** 10 Tel: (90) 4550211 Telex: 121563 hewpa sf

CH,CM,CS,P Hewlett-Packard Oy (Olarinluoma 7) PL 24 02101 **ESP00** 10 Tel: (90) 4521022 A,E,MS

Hewlett-Packard Oy Aatoksenkatv 10-C SF-40720-72 JYVASKYLA Tel: (941) 216318

Hewlett-Packard Oy Kainvuntie 1-C SF-90140-14 **OULU** Tel: (981) 338785

#### **FRANCE**

Hewlett-Packard France Z.I. Mercure B Rue Berthelot F-13763 Les Milles Cedex AIX-EN-PROVENCE Tel: 16 (42) 59-41-02 Telex: 410770F A,CH,E,MS,P\*

Hewlett-Packard France 64, rue Marchand Saillant F-61000 ALENCON Tel: 16 (33) 29 04 42 Hewlett-Packard France Boite Postale 503 F-25026 BESANCON 28 rue de la Republique F-25000 BESANCON Tel: 16 (81) 83-16-22 CH,M

Hewlett-Packard France
13, Place Napoleon III
F-29000 BREST
Tel: 16 (98) 03-38-35
Hewlett-Packard France
Chemin des Mouilles
Boite Postale 162
F-69130 ECULLY Cedex (Lyon)
Tel: 16 (78) 833-81-25
Telex: 310617F
A,CH,CS,E,MP

Hewlett-Packard France Tour Lorraine Boulevard de France F-91035 EVRY Cedex Tel: 16 6 077-96-60 Telex: 692315F

Hewlett-Packard France Parc d'Activite du Bois Briard Ave. du Lac F-91040 EVRY Cedex Tel: 16 6 077-8383 Telex: 692315F

Hewlett-Packard France 5, avenue Raymond Chanas F-38320 EYBENS (Grenoble) Tel: 16 (76) 25-81-41 Telex: 980124 HP GRENOB EYBE CH

Hewlett-Packard France Centre d'Affaire Paris-Nord Bâtiment Ampère 5 étage Rue de la Commune de Paris Boite Postale 300 F-93153 LE BLANC MESNIL Tel: 16 (1) 865-44-52 Telex: 211032F CH.CS.E.MS

Hewlett-Packard France Parc d'Activités Cadera Quartier Jean Mermoz Avenue du Président JF Kennedy F-33700 MERIGNAC (Bordeaux) Tel: 16 (56) 34-00-84 Telex: 550105F CH,E,MS

Hewlett-Packard France Immueble "Les 3 B" Nouveau Chemin de la Garde ZAC de Bois Briand F-44085 NANTES Cedex Tel: 16 (40) 50-32-22

## Arranged alphabetically by country



### FRANCE (Cont'd)

Hewlett-Packard France 125, rue du Faubourg Bannier F-45000 ORLEANS

Tel: 16 (38) 68 01 63

Hewlett-Packard France Zone Industrielle de Courtaboeuf Avenue des Tropiques

F-91947 Les Ulis Cedex ORSAY Tel: (6) 907-78-25

Telex: 600048F A,CH,CM,CS,E,MP,P

Hewlett-Packard France Paris Porte-Maillot 15, Avenue de L'Amiral Bruix F-75782 PARIS CEDEX 16

Tel: 16 (1) 502-12-20 Telex: 613663F CH,MS,P

Hewlett-Packard France 124, Boulevard Tourasse F-64000 PAU

Tel: 16 (59) 80 38 02 Hewlett-Packard France

2 Allée de la Bourgonnette F-35100 RENNES

Tel: 16 (99) 51-42-44 Telex: 740912F CH,CM,E,MS,P\*

Hewlett-Packard France 98 Avenue de Bretagne F-76100 ROUEN Tel: 16 (35) 63-57-66 CH\*\*,CS

Hewlett-Packard France 4 Rue Thomas Mann Boite Postale 56 F-67033 STRASBOURG Cedex Tel: 16 (88) 28-56-46

Telex: 890141F CH,E,MS,P\* Hewlett-Packard France

Le Péripole 20, Chemin du Pigeonnier de la

F-31083 TOULOUSE Cedex

Tel: 16 (61) 40-11-12 Telex: 531639F A,CH,CS,E,P

Hewlett-Packard France 9, rue Baudin F-26000 VALENCE Tel: 16 (75) 42 76 16

Hewlett-Packard France Carolor ZAC de Bois Briand

F-57640 VIGY (Metz) Tel: 16 (8) 771 20 22

Hewlett-Packard France Immeuble Péricentre F-59658 VILLENEUVE D'ASCQ Cedex Tel: 16 (20) 91-41-25 Telex: 160124F CH,E,MS,P\*

### **GERMAN FEDERAL** REPUBLIC

Hewlett-Packard GmbH Geschäftsstelle Keithstrasse 2-4 D-1000 BERLIN 30 Tel: (030) 24-90-86 Telex: 018 3405 hpbln d A,CH,E,M,P

Hewlett-Packard GmbH Geschäftsstelle Herrenberger Strasse 130 D-7030 BÖBLINGEN Tel: (7031) 14-0

A,CH,CM,CS,E,MP,P

Hewlett-Packard GmbH Geschäftsstelle Emanuel-Leutze-Strasse 1 D-4000 DUSSELDORF Tel: (0211) 5971-1

Telex: 085/86 533 hpdd d A,CH,CS,E,MS,P Hewlett-Packard GmbH

Geschäftsstelle Schleefstr. 28a

D-4600 DORTMUND-Aplerbeck

Tel: (0231) 45001 Hewlett-Packard GmbH

Vertriebszentrale Frankfurt Berner Strasse 117 Postfach 560 140 D-6000 FRANKFURT 56 Tel: (0611) 50-04-1 Telex: 04 13249 hpffm d A,CH,CM,CS,E,MP,P

Hewlett-Packard GmbH Geschäftsstelle Aussenstelle Bad Homburg Louisenstrasse 115 D-6380 BAD HOMBURG

Tel: (06172) 109-0 Hewlett-Packard GmbH Geschäftsstelle Kapstadtring 5 D-2000 HAMBURG 60

Tel: (040) 63804-1 Telex: 021 63 032 hphh d A,CH,CS,E,MS,P

Hewlett-Packard GmbH Geschäftsstelle Heidering 37-39 D-3000 HANNOVER 61

Tel: (0511) 5706-0 Telex: 092 3259 A,CH,CM,E,MS,P Hewlett-Packard GmbH

Geschäftsstelle Rosslauer Weg 2-4 D-6800 MANNHEIM Tel: (0621) 70050 Telex: 0462105

A,C,E

Hewlett-Packard GmbH Geschäftsstelle Messerschmittstrasse 7 D-7910 NEU ULM Tel: 0731-70241 Telex: 0712816 HP ULM-D

A,C,E Hewlett-Packard GmbH Geschäftsstelle Ehhericherstr. 13 **D-8500 NÜRNBERG** 10 Tel: (0911) 5205-0 Telex: 0623 860

CH,CM,E,MS,P Hewlett-Packard GmbH Geschäftsstelle Eschenstrasse 5 D-8028 TAUFKIRCHEN Tel: (089) 6117-1 Telex: 0524985 A,CH,CM,E,MS,P

### **GREAT BRITAIN**

### See United Kingdom

#### **GREECE**

Kostas Karaynnis S.A. 8 Omirou Street ATHENS 133 Tel: 32 30 303, 32 37 371 Telex: 215962 RKAR GR A,CH,CM,CS,E,M,P PLAISIO S.A. G. Gerardos 24 Stournara Street

ATHENS

Tel: 36-11-160 Telex: 221871

### **GUATEMALA**

**IPESA** 

Avenida Reforma 3-48, Zona 9 GUATEMALA CITY Tel: 316627, 314786 Telex: 4192 TELTRO GU

### A,CH,CM,CS,E,M,P HONG KONG

Hewlett-Packard Hong Kong, Ltd. G.P.O. Box 795 5th Floor, Sun Hung Kai Centre 30 Harbour Road HONG KONG

Tel: 5-8323211 Telex: 66678 HEWPA HX Cable: HEWPACK HONG KONG

CET Ltd. 1402 Tung Wah Mansion 199-203 Hennessy Rd. Wanchia, HONG KÓNG Tel: 5-729376 Telex: 85148 CET HX

E,CH,CS,P

Schmidt & Co. (Hong Kong) Ltd. Wing On Centre, 28th Floor

Connaught Road, C. HONG KONG Tel: 5-455644 Telex: 74766 SCHMX HX

### **ICELAND**

Elding Trading Company Inc. Hafnarnvoli-Tryggvagotu P.O. Box 895 IS-REYKJAVIK Tel: 1-58-20, 1-63-03

### INDIA

Computer products are sold through Blue Star Ltd. All computer repairs and maintenance service is done through Computer Maintenance Corp.

Blue Star Ltd. Sabri Complex II Floor 24 Residency Rd. BANGALORE 560 025 Tel: 55660 Telex: 0845-430 Cable: BLUESTAR A.CH\*.CM.CS\*.E

Blue Star Ltd. Band Box House Prabhadevi BOMBAY 400 025 Tel: 422-3101 Telex: 011-3751 Cable: BLUESTAR Blue Star Ltd.

Sahas 414/2 Vir Savarkar Marg Prabhadevi BOMBAY 400 025 Tel: 422-6155

Telex: 011-4093 Cable: FROSTBLUE A,CH\*,CM,CS\*,E,M Blue Star Ltd.

Kalyan, 19 Vishwas Colony Alkapuri, BORODA, 390 005

Cable: BLUE STAR

Blue Star Ltd. 7 Hare Street CALCUTTA 700 001 Tel: 12-01-31 Telex: 021-7655 Cable: BLUESTAR

Blue Star Ltd.

133 Kodambakkam High Road

MADRAS 600 034 Tel: 82057 Telex: 041-379 Cable: BLUESTAR

Blue Star Ltd. Bhandari House, 7th/8th Floors

91 Nehru Place NEW DELHI 110 024 Tel: 682547 Telex: 031-2463 Cable: BLUESTAR A,CH\*,CM,CS\*,E,M Blue Star Ltd. 15/16:C Wellesley Rd. **PUNE 411 011** Tel: 22775

Cable: BLUE STAR

Blue Star Ltd. 2-2-47/1108 Bolarum Rd. SECUNDERABAD 500 003

Tel: 72057 Telex: 0155-459 Cable: BLUEFROST

Blue Star Ltd. T.C. 7/603 Poornima Maruthankuzhi TRIVANDRUM 695 013 Tel: 65799 Telex: 0884-259

Cable: BLUESTAR

Computer Maintenance Corporation Ltd.

115, Sarojini Devi Road SECUNDERABAD 500 003 Tel: 310-184, 345-774 Telex: 031-2960



### Arranged alphabetically by country

### **INDONESIA**

BERCA Indonesia P.T. P.O.Box 496/Jkt. Jl. Abdul Muis 62 JAKARTA Tel: 21-373009 Telex: 46748 BERSAL IA Cable: BERSAL JAKARTA

BERCA Indonesia P.T. P.O.Box 2497/Jkt Antara Bidg., 17th Floor J. Medan Merdeka Selatan 17 JAKARTA-PUSAT Tel: 21-344-181 Telex: BERSAL IA A.CS.E.M

BERCA Indonesia P.T. P.O. Box 174/SBY. JI. Kutei No. 11 SURABAYA Tel: 68172

Telex: 31146 BERSAL SB Cable: BERSAL-SURABAYA A\*.E.M.P

#### IRAQ

Hewlett-Packard Trading S.A. Service Operation AI Mansoor City 9B/3/7 BAGHDAD Tel: 551-49-73 Telex: 212-455 HEPAIRAQ IK CH,CS

#### **IRELAND**

Hewlett-Packard Ireland Ltd. 82/83 Lower Leeson Street **DUBLIN** 2
Tel: 0001 608800
Telex: 30439
A,CH,CM,CS,E,M,P
Cardiac Services Ltd.
Kilmore Road
Artane **DUBLIN** 5
Tel: (01) 351820
Telex: 30439

### ISRAEL

Eldan Electronic Instrument Ltd. P.O.Box 1270 JERUSALEM 91000 16, Ohaliav St. JERUSALEM 94467 Tel: 533 221, 553 242 Telex: 25231 AB/PAKRD IL

Electronics Engineering Division Motorola Israel Ltd. 16 Kremenetski Street P.O. Box 25016 TEL: 3 88 389 Telex: 33569 Motil IL Cable: BASTEL Tel-Aviv CH.CM.CS.E.M.P

#### ITALY

Hewlett-Packard Italiana S.p.A Traversa 99C Via Giulio Petroni, 19 I-70124 BARI Tel. (080) 41-07-44 Hewlett-Packard Italiana S.p.A. Via Martin Luther King, 38/III I-40132 BOLOGNA Tel: (051) 402394 Telex: 511630 CH,E,MS

Hewlett-Packard Italiana S.p.A. Via Principe Nicola 43G/C I-95126 CATANIA Tel: (095) 37-10-87 Telex: 970291

Hewlett-Packard Italiana S.p.A. Via G. Di Vittorio 9 I-20063 CERNUSCO SUL NAVIGLIO

I-20063 CERNUSCO SUL NAVIGLI (Milano) Tel: (02) 923691

Tel: (02) 923691 Telex: 334632 A,CH,CM,CS,E,MP,P

Hewlett-Packard Italiana S.p.A. Via C. Colombo 49 I-20090 TREZZANO SUL NAVIGLIO

(Milano) Tel: (02) 4459041 Telex: 322116

A,CH,E

Hewlett-Packard Italiana S.p.A. Via Nuova San Rocco a Capodimonte, 62/A I-80131 NAPOLI Tel: (081) 7413544 Telex: 710698

Hewlett-Packard Italiana S.p.A. Viale G. Modugno 33 I-16156 **GENOVA PEGLI** Tel: (010) 68-37-07 Telex: 215238

Hewlett-Packard Italiana S.p.A. Via Pelizzo 15 I-35128 PADOVA Tel: (049) 664888 Telex: 430315 A,CH,E,MS

Hewlett-Packard Italiana S.p.A. Viale C. Pavese 340 I-00144 ROMA EUR Tel: (06) 54831 Telex: 610514 A,CH,CM,CS,E,MS,P\* Hewlett-Packard Italiana S.p.A.

Via di Casellina 57/C I-50018 SCANDICCI-FIRENZE Tel: (055) 753863

Hewlett-Packard Italiana S.p.A. Corso Svizzera, 185 I-10144 **TORINO** Tel: (011) 74 4044 Telex: 221079

### CH,E JAPAN

Yokogawa-Hewlett-Packard Ltd. 152-1, Onna ATSUGI, Kanagawa, 243 Tel: (0462) 28-0451 CM,C\*,E

Yokogawa-Helwett-Packard Ltd. Meiji-Seimei Bldg. 6F 3-1 Hon Chiba-Cho CHIBA, 280 Tel: 472 25 7701 E,CH,CS Yokogawa-Hewlett-Packard Ltd. Yasuda-Seimei Hiroshima Bldg. 6-11, Hon-dori, Naka-ku HIROSHIMA, 730 Tel: 82-241-0611

Yokogawa-Hewlett-Packard Ltd. Towa Building 2-3, Kaigan-dori, 2 Chome Chuo-ku KOBE, 650 Tel: (078) 392-4791

C,E Yokogawa-Hewlett-Packard Ltd.

Kumagaya Asahi 82 Bldg 3-4 Tsukuba KUMAGAYA, Saitama 360 Tal: (0485) 24-6563

Tel: (0485) 24-6563 CH,CM,E

Yokogawa-Hewlett-Packard Ltd. Asahi Shinbun Daiichi Seimei Bldg. 4-7, Hanabata-cho KUMAMOTO.860

Tel: (0963) 54-7311 CH,E

Yokogawa-Hewlett-Packard Ltd. Shin-Kyoto Center Bldg. 614, Higashi-Shiokoji-cho Karasuma-Nishiiru Shiokoji-dori, Shimogyo-ku KYOTO, 600 Tel: 075-343-0921 CH F

Yokogawa-Hewlett-Packard Ltd. Mito Mitsui Bldg 4-73, Sanno-maru, 1 Chome MITO, Ibaraki 310 Tel: (0292) 25-7470 CH,CM,E

Yokogawa-Hewlett-Packard Ltd. Sumitomo Seimei 14-9 Bldg. Meieki-Minami, 2 Chome

Nakamura-ku NAGOYA, 450 Tel: (052) 571-5171 CH,CM,CS,E,MS

Yokogawa-Hewlett-Packard Ltd. Chuo Bldg., 4-20 Nishinakajima, 5 Chome Yodogawa-ku

OSAKA, 532 Tel: (06) 304-6021 Telex: YHPOSA 523-3624 A,CH,CM,CS,E,MP,P\* Yokogawa-Hewlett-Packard Ltd.

27-15, Yabe, 1 Chome SAGAMIHARA Kanagawa, 229 Tel: 0427 59-1311

Yokogawa-Hewlett-Packard Ltd. Daiichi Seimei Bldg. 7-1, Nishi Shinjuku, 2 Chome Shinjuku-ku,**TOKYO** 160 Tel: 03-348-4611 CH,E

Yokogawa-Hewlett-Packard Ltd. 29-21 Takaido-Higashi, 3 Chome Suginami-ku **TOKYO** 168 Tel: (03) 331-611 Telex: 232-2024 YHPTOK A,CH,CM,CS,E,MP,P\*

Yokogawa-Hewlett-Packard Ltd. Daiichi Asano Building 2-8, Odori, 5 Chome UTSUNOMIYA, Tochigi 320 Tel: (0286) 25-7155 CH,CS,E Yokogawa-Hewlett-Packard Ltd. Yasuda Seimei Nishiguchi Bldg. 30-4 Tsuruya-cho, 3 Chome YOKOHAMA 221 Tel: (045) 312-1252 CH.CM.E

#### **JORDAN**

Mouasher Cousins Company P.O. Box 1387 AMMAN Tel: 24907, 39907 Telex: 21456 SABCO JO

#### KENYA

ADCOM Ltd., Inc., Kenya P.O.Box 30070 NAIROBI Tel: 331955 Telex: 22639 FM

### **KOREA**

Samsung Electronics HP Division 12 Fl. Kinam Bldg. San 75-31, Yeoksam-Dong Kangnam-Ku Yeongdong P.O. Box 72 SEOUL Tel: 555-7555, 555-5447 Telex: K27364 SAMSAN A,CH,CM,CS,E,M,P

### **KUWAIT**

Al-Khaldiya Trading & Contracting P.O. Box 830 Safat KUWAIT
Tel: 42-4910, 41-1726
Telex: 22481 Areeg kt CH.E.M
Photo & Cine Equipment P.O. Box 270 Safat KUWAIT

### **LEBANON**

Tel: 42-2846, 42-3801

Telex: 22247 Matin kt

G.M. Dolmadjian Achrafieh P.O. Box 165.167 BEIRUT Tel: 290293 MP\*\* Computer Information Systems P.O. Box 11-6274 BEIRUT Tel: 89 40 73 Telex: 22259

### **LUXEMBOURG**

Hewlett-Packard Belgium S.A./N.V. Blvd de la Woluwe, 100 Woluwedal B-1200 BRUSSELS Tel: (02) 762-32-00 Telex: 23-494 paloben bru A,CH,CM,CS,E,MP,P

### **MALAYSIA**

Hewlett-Packard Sales (Malaysia) Sdn. Bhd. 1st Floor, Bangunan British American Jalan Semantan, Damansara Heights KUALA LUMPUR 23-03 Tel: 943022 Telex: MA31011 A,CH,E,M,P\*

### Arranged alphabetically by country



### MAYLAYSIA (Cont'd)

Protel Engineering P.O.Box 1917 Lot 6624, Section 64 23/4 Pending Road Kuching, SARAWAK Tel: 36299 Telex: MA 70904 PROMAL Cable: PROTELENG A,E,M

#### MALTA

Philip Toledo Ltd. Notabile Rd. MRIEHEL Tel: 447 47, 455 66 Telex: Media MW 649

### **MEXICO**

Hewlett-Packard Mexicana, S.A. Av. Periferico Sur No. 6501 Tepepan, Xochimilco 16020 MEXICO D.F. Tel: 6-76-46-00 Telex: 17-74-507 HEWPACK MEX A,CH,CS,E,MS,P Hewlett-Packard Mexicana, S.A. de C.V. Ave. Colonia del Valle 409 Col. del Valle Municipio de Garza Garcia MONTERREY, Nuevo Leon Tel: 78 42 41 Telex: 038 410 CH **ECISA** José Vasconcelos No. 218 Col. Condesa Deleg. Cuauhtémoc MEXICO D.F. 06140 Tel: 553-1206 Telex: 17-72755 ECE ME

### MOROCCO

Dolbeau 81 rue Karatchi CASABLANCA Tel: 3041-82, 3068-38 Telex: 23051, 22822 Gerep 2 rue d'Agadir Boite Postale 156 CASABLANCA Tel: 272093, 272095 Telex: 23 739

### **NETHERLANDS**

Tel: (10) 51-64-44

A,CH,CS,E

Telex: 21261 HEPAC NL

Hewlett-Packard Nederland B.V. Van Heuven Goedhartlaan 121 NL 1181KK AMSTELVEEN P.O. Box 667 NL1180 AR AMSTELVEEN Tel: (020) 47-20-21 Telex: 13 216 HEPA NL A,CH,CM,CS,E,MP,P Hewlett-Packard Nederland B.V. Bongerd 2 NL 2906VK CAPELLE A/D IJSSEL P.O. Box 41 NL 2900AA CAPELLE A/D IJSSEL

Hewlett-Packard Nederland B.V. Pastoor Petersstraat 134-136 NL 5612 LV EINDHOVEN P.O. Box 2342 NL 5600 CH EINDHOVEN Tel: (040) 326911 Telex: 51484 hepae ni A,CH\*\*,E,M

### **NEW ZEALAND**

Hewlett-Packard (N.Z.) Ltd. 5 Owens Road P.O. Box 26-189 Epsom, AUCKLAND Tel: 687-159 Cable: HEWPACK Auckland CH,CM,E,P\* Hewlett-Packard (N.Z.) Ltd. 4-12 Cruickshank Street Kilbirnie, WELLINGTON 3 P.O. Box 9443 Courtenay Place, WELLINGTON 3 Tel: 877-199 Cable: HEWPACK Wellington CH,CM,E,P Northrop Instruments & Systems Ltd. 369 Khyber Pass Road P.O. Box 8602 AUCKLAND Tel: 794-091 Telex: 60605

Northrop Instruments & Systems Ltd. 110 Mandeville St. P.O. Box 8388

**CHRISTCHURCH** Tel: 486-928 Telex: 4203

Northrop Instruments & Systems Ltd. Sturdee House 85-87 Ghuznee Street P.O. Box 2406 WELLINGTON Tel: 850-091 Telex: NZ 3380

### NORTHERN IRELAND See United Kingdom

### **NORWAY**

Hewlett-Packard Norge A/S Folke Bernadottes vei 50 P.O. Box 3558 N-5033 FYLLINGSDALEN (Bergen) Tel: 0047/5/16 55 40 Telex: 16621 hpnas n CH,CS,E,MS Hewlett-Packard Norge A/S

Österndalen 16-18 P.O. Box 34 N-1345 ÖSTERÅS Tel: 0047/2/17 11 80 Telex: 16621 hpnas n A,CH,CM,CS,E,M,P

### OMAN

Khimjil Ramdas P.O. Box 19 MUSCAT Tel: 722225, 745601

Telex: 3289 BROKER MB MUSCAT

Suhail & Saud Bahwan P.O.Box 169 MUSCAT Tel: 734 201-3 Telex: 3274 BAHWAN MB

### PAKISTAN

Mushko & Company Ltd. 1-B, Street 43 Sector F-8/1 ISLAMABAD Tel: 51071

Cable: FEMUS Rawalpindi

Mushko & Company Ltd. Oosman Chambers Abdullah Haroon Road KARACHI 0302 Tel: 524131, 524132 Telex: 2894 MUSKO PK Cable: COOPERATOR Karachi A,E,M,P\*

#### **PANAMA**

Electrónico Balboa, S.A. Calle Samuel Lewis, Ed. Alfa Apartado 4929 PANAMA 5 Tel: 63-6613, 63-6748 Telex: 3483 ELECTRON PG A.CM.E.M.P

#### **PERU**

Cía Electro Médica S.A. Los Flamencos 145, San Isidro Casilla 1030 LIMA 1 Tel: 41-4325, 41-3703 Telex: Pub. Booth 25306 CM,E,M,P

### **PHILIPPINES**

The Online Advanced Systems Corporation Rico House, Amorsolo Cor. Herrera Street Legaspi Village, Makati P.O. Box 1510 Metro MANILA Tel: 85-35-81, 85-34-91, 85-32-21 Telex: 3274 ONLINE Electronic Specialists and Proponents

690-B Epifanio de los Santos Avenue Cubao, QUEZON CITY P.O. Box 2649 Manila Tel: 98-96-81, 98-96-82, 98-96-83 Telex: 40018, 42000 ITT GLOBE MACKAY BOOTH

### **PORTUGAL**

Mundinter Intercambio Mundial de Comércio S.A.R.L. P.O. Box 2761 Av. Antonio Augusto de Aguiar 138 P-LISBON Tel: (19) 53-21-31, 53-21-37 Telex: 16691 munter p Soquimica Av. da Liberdade, 220-2 1298 LISBOA Codex Tel: 56 21 81/2/3 Telex: 13316 SABASA Telectra-Empresa Técnica de

Equipmentos Eléctricos S.A.R.L. Rua Rodrigo da Fonseca 103 P.O. Box 2531 P-LISBON 1 Tel: (19) 68-60-72 Telex: 12598

CH.CS.E.P.

### **PUERTO RICO**

Hewlett-Packard Puerto Rico Ave. Muñoz Rivera #101 Esq. Calle Ochoa HATO REY, Puerto Rico 00918 Tel: (809) 754-7800 Hewlett-Packard Puerto Rico Calle 272 Edificio 203 Urb. Country Club RIO PIEDRAS, Puerto Rico P.O. Box 4407 CAROLINA, Puerto Rico 00628 Tel: (809) 762-7255

#### **QATAR**

Computearbia P.O. Box 2750 **DOHA** Tel: 883555 Telex: 4806 CHPARB

Eastern Technical Services P.O.Box 4747

DOHA Tel: 329 993 Telex: 4156 EASTEC DH Nasser Trading & Contracting P.O.Box 1563 DOHA Tel: 22170, 23539 Telex: 4439 NASSER DH

### **SAUDI ARABIA**

Modern Electronic Establishment Hewlett-Packard Division P.O. Box 22015 Thuobah AL-KHOBAR Tel: 895-1760, 895-1764 Telex: 671 106 HPMEEK SJ Cable: ELECTA AL-KHOBAR CH,CS,E,M

Modern Electronic Establishment Hewlett-Packard Division P.O. Box 1228 Redec Plaza, 6th Floor JEDDAH Tel: 644 38 48 Telex: 4027 12 FARNAS SJ Cable: ELECTA JEDDAH CH.CS.E.M

Modern Electronic Establishment Hewlett-Packard Division P.O.Box 22015 RIYADH

Tel: 491-97 15, 491-63 87 Telex: 202049 MEERYD SJ CH,CS,E,M

Abdul Ghani El Ajou P.O. Box 78 RIYADH Tel: 40 41 717 Telex: 200 932 EL AJOU

### **SCOTLAND**

### See United Kingdom

### **SINGAPORE**

Hewlett-Packard Singapore (Sales) Pte. Ltd. #08-00 Inchcape House 450-2 Alexandra Road P.O. Box 58 Alexandra Rd. Post Office SINGAPORE, 9115 Tel: 631788 Telex: HPSGSO RS 34209 Cable: HEWPACK, Singapore A.CH.CS.E.MS.P



### Arranged alphabetically by country

### SINGAPORE (Cont'd)

Dynamar International Ltd. Unit 05-11 Block 6 Kolam Ayer Industrial Estate SINGAPORE 1334 Tel: 747-6188 Telex: RS 26283

### **SOUTH AFRICA**

Hewlett-Packard So Africa (Pty.) Ltd. P.O. Box 120 Howard Place **CAPE PROVINCE** 7450 Pine Park Center, Forest Drive, Pinelands

CAPE PROVINCE 7405 Tel: 53-7954 Telex: 57-20006 A,CH,CM,E,MS,P

Hewlett-Packard So Africa (Pty.) Ltd. P.O. Box 37099 92 Overport Drive

92 Overport Drive DURBAN 4067

Tel: 28-4178, 28-4179, 28-4110 Telex: 6-22954

CH,CM Hewlett-Packard So Africa (Pty.) Ltd. 6 Linton Arcade 511 Cape Road

Linton Grange
PORT ELIZABETH 6000

Tel: 041-302148

Hewlett-Packard So Africa (Pty.) Ltd. P.O.Box 33345

Glenstantia 0010 TRANSVAAL 1st Floor East

Constantia Park Ridge Shopping Centre

Constantia Park PRETORIA Tel: 982043

Tel: 982043 Telex: 32163 CH,E

Hewlett-Packard So Africa (Pty.) Ltd. Private Bag Wendywood SANDTON 2144

Tel: 802-5111, 802-5125

Telex: 4-20877 Cable: HEWPACK Johannesburg A,CH,CM,CS,E,MS,P

### **SPAIN**

Hewlett-Packard Española S.A. Calle Entenza, 321 E-BARCELONA 29 Tel: 322.24.51, 321.73.54 Telex: 52603 hpbee A,CH,CS,E,MS,P

Hewlett-Packard Española S.A. Calle San Vicente S/No Edificio Albia II F-BILBAO 1

E-BILBAO 1 Tel: 423.83.06 A,CH,E,MS

Hewlett-Packard Española S.A. Crta. de la Coruña, Km. 16, 400 Las Rozas

E-MADRID Tel: (1) 637.00.11 CH.CS.M

Hewlett-Packard Española S.A. Avda. S. Francisco Javier, S/no Planta 10. Edificio Sevilla 2, E-SEVILLA 5

Tel: 64.44.54 Telex: 72933 A,CS,MS,P Hewlett-Packard Española S.A. Calle Ramon Gordillo, 1 (Entlo.3) E-VALENCIA 10 Tel: 361-1354 CH P

#### **SWEDEN**

Hewlett-Packard Sverige AB Sunnanvagen 14K S-22226 LUND Tel: (046) 13-69-79 Telex: (854) 17886 (via Spånga office)

Hewlett-Packard Sverige AB Östra Tullgatan 3 S-21128 MALMÖ Tel: (040) 70270 Telex: (854) 17886 (via Spånga office)

Hewlett-Packard Sverige AB Våstra Vintergatan 9 S-70344 ÖREBRO Tel: (19) 10-48-80

Telex: (854) 17886 (via Spånga office)

Hewlett-Packard Sverige AB Skalholtsgatan 9, Kista Box 19

S-16393 **SP**Å**NGA** Tel: (08) 750-2000 Telex: (854) 17886 Telefax: (08) 7527781 A,CH,CM,CS,E,MS,P

Hewlett-Packard Sverige AB Frötallisgatan 30 S-42132 VÄSTRA-FRÖLUNDA

Tel: (031) 49-09-50 Telex: (854) 17886 (via Spånga office) CH,E,P

### SWITZERLAND

Hewlett-Packard (Schweiz) AG Clarastrasse 12 CH-4058 BASEL Tel: (61) 33-59-20 A

Hewlett-Packard (Schweiz) AG 7, rue du Bois-du-Lan Case Postale 365 CH-1217 MEYRIN 2 Tel: (0041) 22-83-11-11 Telex:27333 HPAG CH CH,CM,CS

Hewlett-Packard (Schweiz) AG Allmend 2

CH-8967 **WIDEN**Tel: (0041) 57 31 21 11
Telex: 53933 hpag ch
Cable: HPAG CH
A,CH,CM,CS,E,MS,P

#### SYRIA

General Electronic Inc. Nuri Basha Ahnaf Ebn Kays Street P.O. Box 5781 DAMASCUS Tel: 33-24-87 Telex: 411 215 Cable: ELECTROBOR DAMASCUS Middle East Electronics P.O.Box 2308 Abu Rumnaneh DAMASCUS Tel: 33 4 5 92 Telex: 411 304

### **TAIWAN**

Hewlett-Packard Far East Ltd. Kaohsiung Office 2/F 68-2, Chung Cheng 3rd Road KAOHSIUNG

Hewlett-Packard Far East Ltd.

Tel: (07) 241-2318 CH,CS,E

Taiwan Branch 8th Floor 337 Fu Hsing North Road

TAIPEI
Tel: (02) 712-0404
Tolox: 24420 HEWBACK

Telex: 24439 HEWPACK Cable:HEWPACK Taipei A,CH,CM,CS,E,M,P Ing Lih Trading Co.

3rd Floor, 7 Jen-Ai Road, Sec. 2 TAIPEI 100 Tel: (02) 3948191 Cable: INGLIH TAIPEI

### THAILAND

Unimesa 30 Patpong Ave., Suriwong BANGKOK 5 Tel: 235-5727 Telex: 84439 Simonco TH Cable: UNIMESA Bangkok A,CH,CS,E,M

Bangkok Business Equipment Ltd. 5/5-6 Dejo Road BANGKOK

Tel: 234-8670, 234-8671 Telex: 87669-BEQUIPT TH Cable: BUSIQUIPT Bangkok

### **TRINIDAD & TOBAGO**

Caribbean Telecoms Ltd. 50/A Jerningham Avenue P.O. Box 732 PORT-OF-SPAIN Tel: 62-44213, 62-44214 Telex: 235,272 HUGCO WG CM.E.M.P

### **TUNISIA**

Tunisie Electronique 31 Avenue de la Liberte TUNIS Tel: 280-144 E,P Corema

1 ter. Av. de Carthage TUNIS Tel: 253-821 Telex: 12319 CABAM TN M

### TURKEY

Teknim Company Ltd. Iran Caddesi No. 7 Kavaklidere, ANKARA Tel: 275800 Telex: 42155 TKNM TR E E.M.A. Medina Eldem Sokak No.41/6 Yuksel Caddesi ANKARA Tel: 175 622 Telex: 42 591

#### UNITED ARAB EMIRATES

Emitac Ltd.
P.O. Box 2711
ABU DHABI
Tel: 82 04 19-20
Cable: EMITAC ABUDHABI
Emitac Ltd.
P.O. Box 1641
SHARJAH
Tel: 591 181
Telex: 68136 Emitac Sh
CH CS EM P

#### UNITED KINGDOM

## GREAT BRITAIN Hewlett-Packard Ltd.

Trafalgar House
Navigation Road
ALTRINCHAM
Cheshire WA14 1NU
Tel: 061 928 6422
Telex: 668068
A,CH,CS,E,M,MS,P
Hewlett-Packard Ltd.
Elstree House, Elstree Way
BOREHAMWOOD, Herts WD6 1SG
Tel: 01 207 5000
Telex: 8952716
E,CH,CS,P

E,CH,CS,P Hewlett-Packard Ltd. Oakfield House, Oakfield Grove Clifton **BRISTOL**, Avon BS8 2BN Tel: 0272 736806

Telex: 444302 CH,CS,E,P Hewlett-Packard Ltd. Bridewell House Bridewell Place LONDON EC4V 6BS Tel: 01 583 6565 Telex: 298163

CH,CS,P Hewlett-Packard Ltd. Fourier House 257-263 High Street LONDON COLNEY Herts Al 2 1HA St. Alb

Herts. AL2 1HA, St. Albans Tel: 0727 24400 Telex: 1-8952716 CH,CS Hewlett-Packard Ltd.

Pontefract Road NORMANTON, West Yorkshire WF6 1RN Tel: 0924 895566

Telex: 557355 CH,CS,P

Hewlett-Packard Ltd. The Quadrangle 106-118 Station Road REDHILL, Surrey RH1 1PS Tel: 0737 68655 Telex: 947234 CH,CS,E,P

### Arranged alphabetically by country



### **GREAT BRITAIN (Cont'd)**

Hewlett-Packard Ltd. Avon House 435 Stratford Road Shirley, **SOLIHULL**, West Midlands B90 4BL

Tel: 021 745 8800 Telex: 339105 CH,CS,E,P

Hewlett-Packard Ltd. West End House 41 High Street, West End SOUTHAMPTON Hampshire S03 3DQ Tel: 04218 6767 Telex: 477138 CH,CS,P

Hewlett-Packard Ltd. Eskdale Rd. Winnersh, WOKINGHAM Berkshire RG11 5DZ Tel: 0734 696622 Telex: 848884

Hewlett-Packard Ltd.
King Street Lane
Winnersh, WOKINGHAM
Berkshire RG11 5AR
Tel: 0734 784774
Telex: 847178
A,CH,CS,E,M,MP,P
Hewlett-Packard Ltd.
Nine Mile Ride
Easthampstead, WOKINGHAM
Berkshire, 3RG11 3LL
Tel: 0344 773100
Telex: 848805
CH,CS,E,P

### **IRELAND**

### **NORTHERN IRELAND**

Hewlett-Packard Ltd. Cardiac Services Building 95A Finaghy Road South BELFAST BT10 0BY Tel: 0232 625-566 Telex: 747626 CH,CS

SCOTLAND Hewlett-Packard Ltd. SOUTH QUEENSFERRY West Lothian, EH30 9TG

Tel: 031 331 1188 Telex: 72682 CH,CM,CS,E,M,P

### **UNITED STATES**

Alabama

Hewlett-Packard Co. 700 Century Park South, Suite 128 BIRMINGHAM, AL 35226 Tel: (205) 822-6802 A.CH.M

Hewlett-Packard Co. 420 Wynn Drive HUNTSVILLE, AL 35805 P.O. Box 7700 HUNTSVILLE, AL 35807 Tel: (205) 830-2000 CH,CM,CS.E.M\*

### Arizona

Hewlett-Packard Co. 8080 Pointe Parkway West PHOENIX, AZ 85044 Tel: (602) 273-8000 A,CH,CM,CS,E,MS Hewlett-Packard Co. 2424 East Aragon Road TUCSON, AZ 85706 Tel: (602) 889-4631 CH,E,MS\*\*

California

Hewlett-Packard Co. 99 South Hill Dr. BRISBANE, CA 94005 Tel: (415) 330-2500 CH.CS

Hewlett-Packard Co. P.O. Box 7830 (93747) 5060 E. Clinton Avenue, Suite 102 FRESNO, CA 93727 Tel: (209) 252-9652 CH.CS.MS

Hewlett-Packard Co. P.O. Box 4230 1430 East Orangethorpe FULLERTON, CA 92631 Tel: (714) 870-1000 CH,CM,CS,E,MP

Hewlett-Packard Co. 320 S. Kellogg, Suite B GOLETA, CA 93117 Tel: (805) 967-3405

Hewlett-Packard Co. 5400 W. Rosecrans Boulevard LAWNDALE, CA 90260 P.O. Box 92105 LOS ANGELES, CA 90009 Tel: (213) 970-7500 Telex: 910-325-6608 CH,CM,CS,MP Hewlett-Packard Co.

3155 Porter Oaks Drive PALO ALTO, CA 94304 Tel: (415) 857-8000 CH,CS,E

Hewlett-Packard Co. 4244 So. Market Court, Suite A P.O. Box 15976 SACRAMENTO, CA 95852

SACRAMENTO, CA 95852 Tel: (916) 929-7222 A\*,CH,CS,E,MS Hewlett-Packard Co. 9606 Aero Drive P.O. Box 23333

SAN DIEGO, CA 92139 Tel: (619) 279-3200 CH,CM,CS,E,MP Hewlett-Packard Co.

2305 Camino Ramon "C" SAN RAMON, CA 94583 Tel: (415) 838-5900 CH.CS

Hewlett-Packard Co. 3005 Scott Boulevard SANTA CLARA, CA 95050 Tel: (408) 988-7000 Telex: 910-338-0586 A,CH,CM,CS,E,MP

A,CH,CM,CS,E,MP Hewlett-Packard Co. 5703 Corsa Avenue WESTLAKE VILLAGE, CA 91362 Tel: (213) 706-6800 E\*.CH\*,CS\*

Colorado

Hewlett-Packard Co. 24 Inverness Place, East ENGLEWOOD, CO 80112 Tel: (303) 649-5000 A,CH,CM,CS,E,MS Connecticut

Hewlett-Packard Co. 47 Barnes Industrial Road South P.O. Box 5007 WALLINGFORD, CT 06492 Tel: (203) 265-7801 A,CH,CM,CS,E,MS

Florida

Hewlett-Packard Co. 2901 N.W. 62nd Street P.O. Box 24210 FORT LAUDERDALE, FL 33307 Tel: (305) 973-2600 CH,CS,E,MP Hewlett-Packard Co. 6177 Lake Ellenor Drive P.O. Box 13910 ORLANDO, FL 32859 Tel: (305) 859-2900 A,CH,CM,CS,E,MS

Hewlett-Packard Co. 5750B N. Hoover Blvd., Suite 123 P.O. Box 15200 TAMPA, FL 33614 Tel: (813) 884-3282 A\*.CH.CM.CS.E\*.M\*

Georgia

Hewlett-Packard Co. 2000 South Park Place P.O. Box 105005 ATLANTA, GA 30348 Tel: (404) 955-1500 Telex: 810-766-4890 A,CH,CM,CS,E,MP

Hawaii

Hewlett-Packard Co. Kawaiahao Plaza, Suite 190 567 South King Street HONOLULU, HI 96813 Tel: (808) 526-1555 A,CH,E,MS

Illinois

Hewlett-Packard Co. 304 Eldorado Road P.O. Box 1607 BLOOMINGTON, IL 61701 Tel: (309) 662-9411 CH.MS\*\*

Hewlett-Packard Co. 1100 31st Street, Suite 100 DOWNERS GROVE, IL 60515 Tel: (312) 960-5760 CH.CS

Hewlett-Packard Co. 5201 Tollview Drive ROLLING MEADOWS, IL 60008 Tel: (312) 255-9800 Telex: 910-687-1066 A,CH,CM,CS,E,MP

Indiana

Hewlett-Packard Co. 7301 No. Shadeland Avenue P.O. Box 50807 INDIANAPOLIS, IN 46250 Tel: (317) 842-1000 A,CH,CM,CS,E,MS

lowa

Hewlett-Packard Co. 1776 22nd Street, Suite 1 WEST DES MOINES, IA 50265 Tel: (515) 224-1435 CH,MS\*\* Kansas

Hewlett-Packard Co. 7804 East Funston Road, #203 WICHITA, KS 67207 Tel: (316) 684-8491 CH

Kentucky

Hewlett-Packard Co. 10300 Linn Station Road, #100 LOUISVILLE, KY 40223 Tel: (502) 426-0100 A,CH,CS,MS

Louisiana Hewlett-Packard Co. 160 James Drive East ST. ROSE, LA 70087 P.O. Box 1449 KENNER, LA 70063

Tel: (504) 467-4100 A,CH,CS,E,MS

Maryland

Hewlett-Packard Co. 3701 Koppers Street BALTIMORE, MD 21227 Tel: (301) 644-5800 Telex: 710-862-1943 A,CH,CM,CS,E,MS Hewlett-Packard Co. 2 Choke Cherry Road ROCKVILLE, MD 20850 Tel: (301) 948-6370 A,CH,CM,CS,E,MP

Massachusetts
Hewlett-Packard Co.
1775 Minuteman Road
ANDOVER, MA 01810
Tel: (617) 682-1500
A,C,CH,CS,CM,E,MP,P\*
Hewlett-Packard Co.
32 Hartwell Avenue
LEXINGTON, MA 02173
Tel: (617) 861-8960

CH,CS,E **Michigan** Hewlett-Packard Co.

4326 Cascade Road S.E. GRAND RAPIDS, MI 49506 Tel: (616) 957-1970 CH,CS,MS Hewlett-Packard Co. 1771 W. Big Beaver Road TROY, MI 48084 Tel: (313) 643-6474 CH CS

Minnesota

Hewlett-Packard Co. 2025 W. Larpenteur Ave. ST. PAUL, MN 55113 Tel: (612) 644-1100 A,CH,CM,CS,E,MP

Missouri

Hewlett-Packard Co. 11131 Colorado Avenue KANSAS CITY, MO 64137 Tel: (816) 763-8000 A,CH,CM,CS,E,MS Hewlett-Packard Co. 13001 Hollenberg Drive BRIDGETON, MO 63044 Tel: (314) 344-5100 A,CH,CS,E,MP



### Arranged alphabetically by country

### **UNITED STATES (Cont'd)**

Nebraska

Hewlett-Packard 10824 Old Mill Rd., Suite 3 **OMAHA, NE 68154** Tel: (402) 334-1813 CM.MS

**New Jersey** 

Hewlett-Packard Co. 120 W. Century Road PARAMUS, NJ 07652 Tel: (201) 265-5000 A,CH,CM,CS,E,MP Hewlett-Packard Co. 60 New England Av. West PISCATAWAY, NJ 08854 Tel: (201) 981-1199 A,CH,CM,CS,E

**New Mexico** 

Hewlett-Packard Co. 11300 Lomas Blvd., N.E. P.O. Box 11634 ALBUQUERQUE, NM 87112 Tel: (505) 292-1330 CH,CS,E,MS

**New York** 

Hewlett-Packard Co. 5 Computer Drive South ALBANY, NY 12205 Tel: (518) 458-1550 A.CH.E.MS

Hewlett-Packard Co. 9600 Main Street P.O. Box AC CLARENCE, NY 14031 Tel: (716) 759-8621

Hewlett-Packard Co. 200 Cross Keys Office Park FAIRPORT, NY 14450 Tel: (716) 223-9950 CH,CM,CS,E,MS

Hewlett-Packard Co. 7641 Henry Clay Blvd. LIVERPOOL, NY 13088 Tel: (315) 451-1820 A,CH,CM,E,MS

Hewlett-Packard Co. No. 1 Pennsylvania Plaza 55th Floor 34th Street & 8th Avenue MANHATTAN NY 10119

Tel: (212) 971-0800 CH,CS,E\*.M\*

Hewlett-Packard Co. 250 Westchester Avenue WHITE PLAINS, NY 10604 Tel: (914) 684-6100 CM,CH,CS,E

Hewlett-Packard Co. 3 Crossways Park West WOODBURY, NY 11797 Tel: (516) 921-0300 A,CH,CM,CS,E,MS

**North Carolina** 

Hewlett-Packard Co. 5605 Roanne Way P.O. Box 26500 GREENSBORO, NC 27420 Tel: (919) 852-1800 A,CH,CM,CS,E,MS

Hewlett-Packard Co. 9920 Carver Road CINCINNATI, OH 45242 Tel: (513) 891-9870 CH,CS,MS

Hewlett-Packard Co. 16500 Sprague Road CLEVELAND, OH 44130 Tel: (216) 243-7300 A,CH,CM,CS,E,MS

Hewlett-Packard Co. 962 Crupper Ave. COLUMBUS, OH 43229 Tel: (614) 436-1041 Eff: Nov. 25, 1983 675 Brooksedge Blvd. WESTERVILLE, OH 43081 CH,CM,CS,E

Hewlett-Packard Co. 330 Progress Rd. **DAYTON, OH 45449** Tel: (513) 859-8202 A.CH.CM.E\*.MS

Oklahoma

Hewlett-Packard Co. 304 N. Meridian, Suite A P.O. Box 75609 OKLAHOMA CITY, OK 73147 Tel: (405) 946-9499 A\*,CH,E\*,MS Hewlett-Packard Co. 3840 S. 103rd E. Avenue, #100 P.O. Box 35747 TULSA, OK 74153 Tel: (918) 665-3300

Oregon

A \* \*, CH, CS, M \*

Hewlett-Packard Co. 9255 S. W. Pioneer Court P.O. Box 328 WILSONVILLE, OR 97070 Tel: (503) 682-8000 A.CH.CS.E\*.MS

Pennsylvania

Hewlett-Packard Co. 111 Zeta Drive PITTSBURGH, PA 15238 Tel: (412) 782-0400 A,CH,CS,E,MP Hewlett-Packard Co. 2750 Monroe Boulevard P.O. Box 713 VALLEY FORGE, PA 19482 Tel: (215) 666-9000

South Carolina

A.CH.CM.E.M

Hewlett-Packard Co. Brookside Park, Suite 122 1 Harbison Way P.O. Box 21708 COLUMBIA, SC 29221 Tel: (803) 732-0400 CH,E,MS

Hewlett-Packard Co. **Koger Executive Center** Chesterfield Bldg., Suite 124 **GREENVILLE**, SC 29615 Tel: (803) 297-4120

Tennessee

Hewlett-Packard Co. 224 Peters Road, Suite 102 P.O. Box 22490 KNOXVILLE, TN 37922 Tel: (615) 691-2371 A\*,CH,MS

Hewlett-Packard Co. 3070 Directors Row MEMPHIS, TN 38131 Tel: (901) 346-8370 A,CH,MS

Texas

Hewlett-Packard Co. 4171 North Mesa Suite C-110 EL PASO, TX 79902 Tel: (915) 533-3555 CH.E.\*.MS\*

Hewlett-Packard Co. 10535 Harwin Drive P.O. Box 42816 HOUSTON, TX 77042 Tel: (713) 776-6400 A,CH,CM,CS,E,MP

Hewlett-Packard Co. 930 E. Campbell Rd. P.O. Box 1270 RICHARDSON, TX 75080 Tel: (214) 231-6101 A,CH,CM,CS,E,MP

Hewlett-Packard Co. 1020 Central Parkway South P.O. Box 32993 SAN ANTONIO, TX 78216 Tel: (512) 494-9336 CH,CS,E,MS

Utah

Hewlett-Packard Co. 3530 W. 2100 South SALT LAKE CITY, UT 84119 Tel: (801) 974-1700 A,CH,CS,É,MS

Virginia

Hewlett-Packard Co. 4305 Cox Road GLEN ALLEN, VA 23060 P.O. Box 9669 RICHMOND, VA 23228 Tel: (804) 747-7750 A,CH,CS,E,MS

Washington

Hewlett-Packard Co. 15815 S.E. 37th Street BELLEVUE, WA 98006 Tel: (206) 643-4000 A,CH,CM,CS,E,MP Hewlett-Packard Co. Suite A 708 North Argonne Road SPOKANE, WA 99212 Tel: (509) 922-7000 CH.CS

West Virginia

Hewlett-Packard Co. 4604 MacCorkle Ave. P.O. Box 4297 CHARLESTON, WV 25304 Tel: (304) 925-0492 A.MS

Wisconsin

Hewlett-Packard Co. 150 S. Sunny Slope Road BROOKFIELD, WI 53005 Tel: (414) 784-8800 A,CH,CS,E\*,MP

**URUGUAY** 

Pablo Ferrando S.A.C. e I. Avenida Italia 2877 Casilla de Correo 370 MONTEVIDEO Tel: 80-2586 Telex: Public Booth 901 A,CM,E,M

**VENEZUELA** 

Hewlett-Packard de Venezuela C.A. 3RA Transversal Los Ruices Norte Edificio Segre 1, 2 & 3 Apartado 50933 CARACAS 1071 Tel: 239-4133 Telex: 251046 HEWPACK A,CH,CS,E,MS,P

Hewlett-Packard de Venezuela C.A. Calle-72-Entre 3H y 3Y, No. 3H-40 Edificio Ada-Evelyn, Local B Apartado 2646 4001, MARACAIBO, Estado Zulia

Tel: (061) 80.304

C.E

Hewlett-Packard de Venezuela C.A. Calle Vargas Rondon Edificio Seguros Carabobo, Piso 10 **VALENCIA** 

Tel: (041) 51 385 CH.CS.P

Bioelectronica Medica C.A. Calle Buen Pastor Edif. Cota Mil-Piso 2 y Semi Sotano 1 Boleita Norte Apartado 50710 CARACAS 1050A Tel: 239 84 41

Telex: 26518

ZIMBABWE Field Technical Sales 45 Kelvin Road, North P.B. 3458 SALISBURY Tel: 705 231

Telex: 4-122 RH C, E, M, P

July 1983

Indicates main office

HP distributors are printed in italics.

5952-6900

